


Actel HDL Coding

Style Guide



Actel HDL Coding

Style Guide



Actel Corporation, Sunnyvale, CA 94086

© 1997 Actel Corporation. All rights reserved.

Printed in the United States of America

Part Number: 5029105-0 Release: November 1997

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose.

Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

Trademarks

Actel and the Actel logotype are registered trademarks of Actel Corporation.

Verilog is a registered trademark of Open Verilog International.

All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.

Table of Contents

	Introduction ix
	Document Organization ix
	Document Assumptions
	Document Conventions
	HDL Keywords and Naming Conventions
	VHDL
	Verilog
	Related Manuals
1	Design Flow
	Design Flow Illustrated
	Design Flow Overview
	Design Creation/Verification
	Design Implementation
	Programming
	System Verification
2	Technology Independent Coding Styles
	Sequential Devices
	Flip-Flops (Registers)
	D-Latches
	Datapath
	Priority Encoders Using If-Then-Else
	Multiplexors Using Case
	Decoders
	Counters
	Arithmetic Operators
	Relational Operators
	Equality Operator
	Shift Operators
	Shift Operators
	-

Table of Contents

	Input-Output Buffers
	Tri-State Buffer
	Bi-Directional Buffer
	Generics and Parameters
3	Performance Driven Coding 51
	Reducing Logic Levels on Critical Paths 51
	Resource Sharing
	Operators Inside Loops
	Coding for Combinability
	Register Duplication
	Partitioning a Design
4	Technology Specific Coding Techniques 61
	Multiplexors
	Internal Tri-State to Multiplexor Mapping 62
	Registers
	Synchronous Clear or Preset
	Clock Enabled
	Asynchronous Preset
	Asynchronous Preset and Clear
	Registered I/Os
	CLKINT/CLKBUF for Reset and/or High Fanout Networks 73
	QCLKINT/QCLKBUF for Medium Fanout Networks
	ACTgen Counter
	Dual Architecture Coding in VHDL
	SRAM
	Register-Based Single Port SRAM 80
	Register-Based Dual-Port SRAM
	ACTgen RAM
	FIFO
	Register-Based FIFO 86

Table of Contents

	ACTgen FIFO
A	Product Support
	Actel U.S. Toll-Free Line
	Customer Service
	Customer Applications Center
	Action Facts
	Web Site
	Guru Automated Technical Support
	HLD Web Site
	FTP Site
	Electronic Mail
	Index

List of Figures

Actel HDL Synthesis-Based Design Flow
D Flip-Flop
D Flip-Flop with Asynchronous Reset
D Flip-Flop with Asynchronous Preset
D Flip-Flop with Asynchronous Reset and Preset
D Flip-Flop with Synchronous Reset
D Flip-Flop with Synchronous Preset
D Flip-Flop with Asynchronous Reset and Clock Enable 12
D-Latch
D-Latch with Gated Asynchronous Data
D-Latch with Gated Enable
D-Latch with Asynchronous Reset
Priority Encoder Using an If-Then-Else Statement
Multiplexor Using a Case Statement
Basic Structure of a Moore FSM
Basic Structure of a Mealy FSM
Mealy State Diagram
Tri-State Buffer
Bi-Directional Buffer
Single Module Implementation of a Synchronous Clear
or Preset Register
Single Module Implementation of a Clock Enabled Register 66
Asynchronous Preset
Equivalent Asynchronous Preset
Registered I/O Cell
RAM Behavioral Simulation Model
FIFO Behavioral Simulation Mode

Introduction

VHDL and Verilog® HDL are high level description languages for system and circuit design. These languages support various abstraction levels of design, including architecture-specific design. At the higher levels, these languages can be used for system design without regard to a specific technology. To create a functional design, you only need to consider a specific target technology. However, to achieve optimal performance and area from your target device, you must become familiar with the architecture of the device and then code your design for that architecture.

Efficient, standard HDL code is essential for creating good designs. The structure of the design is a direct result of the structure of the HDL code. Additionally, standard HDL code allows designs to be reused in other designs or by other HDL designers.

This document provides the preferred coding styles for the Actel architecture. The information is to be used as reference material with instructions to optimize your HDL code for the Actel architecture. Examples in both VHDL and Verilog code are provided to illustrate these coding styles and to help implement the code into your design.

Document Organization

The *Actel HDL Coding Style Guide* is divided into the following chapters:

Chapter 1 - Design Flow describes the basic design flow for creating Actel designs with HDL synthesis and simulation tools.

Chapter 2 - Technology Independent Coding Styles describes basic high level HDL coding styles and techniques.

Chapter 3 - Performance Driven Coding illustrates efficient design practices and describes synthesis implementations and techniques that can be used to reduce logic levels on a critical path.

Chapter 4 - Technology Specific Coding Techniques describes how to implement technology specific features and technology specific macros for optimal area and performance utilization.

Appendix A - Product Support provides information about contacting Actel for customer and technical support.

Document Assumptions

The information in this manual is based on the following assumptions:

- You are familiar with Verilog or VHDL hardware description language, and HDL design methodology for designing logic circuits.
- You are familiar with FPGA design software, including design synthesis and simulation tools.

Document Conventions

The following conventions are used throughout this manual.

Information that is meant to be input by the user is formatted as follows:

keyboard input

The contents of a file is formatted as follows:

```
file contents
```

HDL code appear as follows, with HDL keyword in bold:

```
entity actel is
port (
   a: in bit;
   y: out bit);
end actel;
```

Messages that are displayed on the screen appear as follows:

```
Screen Message
```

HDL Keywords and Naming Conventions

There are naming conventions you must follow when writing Verilog or VHDL code. Additionally, Verilog and VHDL have reserved words that cannot be used for signal or entity names. This section lists the naming conventions and reserved keywords for each.

VHDL

The following naming conventions apply to VHDL designs:

- VHDL is not case sensitive.
- Two dashes "--" are used to begin comment lines.
- Names can use alphanumeric characters and the underscore "_" character.
- Names must begin with an alphabetic letter.
- You may not use two underscores in a row, or use an underscore as the last character in the name.
- Spaces are not allowed within names.
- Object names must be unique. For example, you cannot have a signal named A and a bus named A(7 downto 0).

The following is a list of the VHDL reserved keywords:

6	abs	downto	library	postponed	subtype
2	access	else	linkage	procedure	then
6	after	elsif	literal	process	to
6	alias	end	loop	pure	transport
6	all	entity	map	range	type
2	and	exit	mod	record	unaffected
6	architecture	file	nand	register	units
2	array	for	new	reject	until
2	assert	function	next	rem	use
2	attribute	generate	nor	report	variable
1	begin	generic	not	return	wait
1	block	group	null	rol	when
1	body	guarded	of	ror	while
1	buffer	if	on	select	with
1	bus	impure	open	severity	xnor
(case	in	or	shared	xor
(component	inertial	others	signal	
(configuration	inout	out	sla	
(constant	is	package	sra	
(disconnect	label	port	srl	

The following naming conventions apply to Verilog HDL designs:

- Verilog is case sensitive.
- Two slashes "//" are used to begin single line comments. A slash and asterisk "/*" are used to begin a multiple line comment and an asterisk and slash "*/" are used to end a multiple line comment.
- Names can use alphanumeric characters, the underscore "_" character, and the dollar "\$" character.
- Names must begin with an alphabetic letter or the underscore.
- Spaces are not allowed within names.

The following is a list of the Verilog reserved keywords:

always	endmodule	medium	reg	tranif0
and	endprimitive	module	release	tranif1
assign	endspecify	nand	repeat	tri
attribute	endtable	negedge	rnmos	tri0
begin	endtask	nmos	rpmos	tri1
buf	event	nor	rtran	triand
bufif0	for	not	rtranif0	trior
bufif1	force	notif0	rtranif1	trireg
case	forever	notif1	scalared	unsigned
casex	fork	or	signed	vectored
casez	function	output	small	wait
cmos	highz0	parameter	specify	wand
deassign	highz1	pmos	specparam	weak0
default	if	posedge	strength	weak1
defparam	ifnone	primitive	strong0	while
disable	initial	pull0	strong1	wire
edge	inout	pull1	supply0	wor
else	input	pulldown	supply1	xnor
end	integer	pullup	table	xor
endattribute	join	remos	task	
endcase	large	real	time	
endfunction	macromodule	realtime	tran	

Related Manuals

This guide refers to the Designer Series documentation, which provides information about designing and programming Actel devices. The Designer Series documentation is available in PDF format on the Designer Series CD ROM and the Actel Web Site.

The following manuals provide additional information about designing and programming Actel FPGAs using HDL design methodology:

ACTmap VHDL Synthesis Methodology Guide. This guide contains information about designing an Actel FPGA using the ACTmap VHDL synthesis tool, including preferred HDL coding styles and design considerations. This guide is available in PDF format on the Designer Series CD ROM and the Actel Web Site.

Synopsys Synthesis Methodology Guide. This guide contains information about designing an Actel FPGA using Synopsys synthesis tools, including preferred HDL coding styles, design considerations, and synthesis constraints. This guide is available in PDF format on the Designer Series CD ROM and the Actel Web Site.

Digital Design and Synthesis with Verilog HDL. Madhavan, Rajeev, and others. San Jose, CA: Automata Publishing Company, 1993. This book contains information to allow designers to write synthesizable designs with Verilog HDL.

HDL Chip Design. Smith, Douglas J. Madison, AL: Doone Publications, 1996. This book describes and gives examples of how to design FPGAs using VHDL and Verilog.

IEEE Standard VHDL Language Reference Manual. New York: Institute of Electrical and Electronics Engineers, Inc., 1994. This manual specifies IEEE Standard 1076-1993, which defines the VHDL standard and the use of VHDL in the creation of electronic systems.

Design Flow

This chapter illustrates and describes the basic design flow for creating Actel designs using HDL synthesis and simulation tools.

Design Flow Illustrated

Figure 1-1 illustrates the HDL synthesis-based design flow for an Actel FPGA using third party CAE tools and Designer software¹.




Figure 1-1. Actel HDL Synthesis-Based Design Flow

^{1.} Actel-specific utilities/tools are denoted in black in Figure 1-1.

Design Flow Overview

The Actel HDL synthesis-based design flow has four main steps; Design Creation/Verification, Design Implementation, Programming, and System Verification. These steps are described in detail in the following sections.

Design Creation/ Verification

During design creation/verification, a design is captured in an RTL-level (behavioral) HDL source file. After capturing the design, a behavioral simulation of the HDL file can be performed to verify that the HDL code is correct. The code is then synthesized into an Actel gate-level (structural) HDL netlist. After synthesis, a structural simulation of the design can be performed. Finally, an EDIF netlist is generated for use in Designer and an HDL structural netlist is generated for timing simulation.

HDL Design Source Entry

Enter your HDL design source using a text editor or a context-sensitive HDL editor. Your HDL source file can contain RTL-level constructs, as well as instantiations of structural elements, such as ACTgen macros.

Behavioral Simulation

You can perform a behavioral simulation of your design before synthesis. Behavioral simulation verifies the functionality of your HDL code. Typically, unit delays are used and a standard HDL test bench can be used to drive simulation. Refer to the documentation included with your simulation tool for information about performing behavioral simulation.

Synthesis

After you have created your behavioral HDL source file, you must synthesize it before placing and routing it in Designer. Synthesis translates the behavioral HDL file into a gate-level netlist and optimizes the design for a target technology. Refer to the documentation included with your synthesis tool for information about performing design synthesis.

EDIF Netlist Generation

After you have created, synthesized, and verified your design, you must generate an Actel EDIF netlist for place and route in Designer. This EDIF netlist is also used to generate a structural HDL netlist for use in structural simulation. Refer to the Designer Series documentation for information about generating an EDIF netlist.

Structural Netlist Generation

You can generate a structural HDL netlist from your EDIF netlist for use in structural simulation by either exporting it from Designer or by using the Actel "edn2vhdl" or "edn2vlog" program. Refer to the Designer Series documentation for information about generating a structural netlist.

Structural Simulation

You can perform a structural simulation of your design before placing and routing it. Structural simulation verifies the functionality of your post-synthesis structural HDL netlist. Default unit delays included in the compiled Actel VITAL libraries are used for every gate. Refer to the documentation included with your simulation tool for information about performing structural simulation.

Design Implementation

During design implementation, a design is placed and routed using Designer. Additionally, timing analysis is performed on a design in Designer with the DT Analyze tool. After place and route, post-layout (timing) simulation is performed.

Place and Route

Use Designer to place and route your design. Refer to the Designer Series documentation for information about using Designer.

Timing Analysis

Use the DT Analyze tool in Designer to perform static timing analysis on your design. Refer to the Designer Series documentation for information about using DT Analyze.

Chapter 1: Design Flow

Timing Simulation

After placing and routing your design, you perform a timing simulation to verify that the design meets timing constraints. Timing simulation requires timing information exported from Designer, which overrides default unit delays in the compiled Actel VITAL libraries. Refer to the Designer Series documentation for information about exporting timing information from Designer.

Programming

Programming a device requires software and hardware from Actel or a supported 3rd party programming system. Refer to the *Designing wih Actel* manual and the *Activator Installation and APS Programming Guide* for information on programming an Actel device.

System Verification

You can perform system verification on a programmed device using the Actel ActionProbe or Silicon Explorer. Refer to the *Activator Installation and APS Programming Guide* or *Silicon Explorer Quick Start* for information on using Action Probe or Silicon Explorer.

Technology Independent Coding Styles

This chapter describes basic, HDL coding styles and techniques. These coding styles are essential when writing efficient, standard HDL code and creating technology independent designs.

Sequential Devices

A sequential device, either a flip-flop or a latch, is a one-bit memory device. A latch is a level-sensitive memory device and a flip-flop is an edge-triggered memory device.

Flip-Flops (Registers)

Flip-flops, also called registers, are inferred in VHDL using wait and if statements within a process using either a rising edge or falling edge detection expression. There are two types of expressions that can be used, a 'event attribute or a function call. For example:

```
(clk'event and clk='1') --rising edge 'event attribute
(clk'event and clk='0') --falling edge 'event attribute
rising_edge(clock) --rising edge function call
falling_edge(clock) --falling edge function call
```

The examples in this guide use rising edge 'event attribute expressions, but falling edge expressions could be used. The 'event attribute expression is used because some VHDL synthesis tools may not recognize function call expressions. However, using a function call expression is preferred for simulation because a function call only detects an edge transition (0 to 1 or 1 to 0) but not a transition from X to 1 or 0 to X, which may not be a valid transition. This is especially true if using a multi-valued data type like std_logic, which has nine possible values (U, X, 0, 1, Z, W, L, H, -).

This section describes and gives examples for different types of flip-flops. Refer to "Registers" on page 64 for additional information about using specific registers in the Actel architecture.

Rising Edge Flip-Flop

The following examples infer a D flip-flop without asynchronous or synchronous reset or preset. This flip-flop is a basic sequential cell in the Actel antifuse architecture.




Figure 2-1. D Flip-Flop

VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;
entity dff is
port (data, clk : in std_logic;
        q : out std_logic);
end dff;

architecture behav of dff is
begin
process (clk) begin
    if (clk'event and clk = '1') then
        q <= data;
    end if;
end process;
end behav;</pre>
```

Verilog

```
module dff (data, clk, q);
    input data, clk;
    output q;
    reg q;
always @(posedge clk)
    q = data;
endmodule
```

Rising Edge Flip-Flop with Asynchronous Reset

The following examples infer a D flip-flop with an asynchronous reset. This flip-flop is a basic sequential cell in the Actel antifuse architecture.




Figure 2-2. D Flip-Flop with Asynchronous Reset

VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;

entity dff_async_rst is
port (data, clk, reset : in std_logic;
        q : out std_logic);
end dff_async_rst;

architecture behav of dff_async_rst is
begin
process (clk, reset) begin
    if (reset = '0') then
        q <= '0';
    elsif (clk'event and clk = '1') then
        q <= data;
    end if;
end process;
end behav;</pre>
```

Verilog

```
module dff_async_rst (data, clk, reset, q);
    input data, clk, reset;
    output q;
    reg q;
always @(posedge clk or negedge reset)
    if (~reset)
        q = 1'b0;
else
        q = data;
endmodule
```

Rising Edge Filp-Flop with Asynchronous Preset

The following examples infer a D flip-flop with an asynchronous preset. Refer to "Registers" on page 64 for additional information about using preset flip-flops with the Actel architecture.




Figure 2-3. D Flip-Flop with Asynchronous Preset

VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;
entity dff_async_pre is
port (data, clk, preset : in std_logic;
        : out std_logic);
end dff_async_pre;
architecture behav of dff_async_pre is
begin
process (clk, preset) begin
     if (preset = '0') then
       q <= '1';
     elsif (clk'event and clk = '1') then
       q <= data;
     end if;
end process;
end behav;
```

Verilog

```
module dff_async_pre (data, clk, preset, q);
input data, clk, preset;
output q;
reg q;
always @(posedge clk or negedge preset)
  if (~preset)
    q = 1'b1;
else
    q = data;
endmodule
```

Rising Edge Filp-Flop with Asynchronous Reset and Preset

The following examples infer a D flip-flop with an asynchronous reset and preset. Refer to "Registers" on page 64 for additional information about using preset flip-flops with the Actel architecture.




Figure 2-4. D Flip-Flop with Asynchronous Reset and Preset

```
library IEEE;
use IEEE.std_logic_1164.all;
entity dff_async is
port (data, clk, reset, preset : in std_logic;
     q : out std_logic);
end dff_async;
architecture behav of dff_async is
begin
process (clk, reset, preset) begin
     if (reset = '0') then
       q <= '0';
     elsif (preset = '1') then
       q <= '1';
     elsif (clk'event and clk = '1') then
       q <= data;
     end if;
end process;
end behav;
```

```
module dff_async (reset, preset, data, q, clk);
   input clk;
   input reset, preset, data;
   output q;
   reg q;
always @ (posedge clk or negedge reset or posedge preset)
   if (~reset)
      q = 1'b0;
   else if (preset)
      q = 1'b1;
   else q = data;
endmodule
```

Rising Edge Filp-Flop with Synchronous Reset

The following examples infer a D flip-flop with a synchronous reset.




Figure 2-5. D Flip-Flop with Synchronous Reset

```
library IEEE;
use IEEE.std_logic_1164.all;
entity dff_sync_rst is
port (data, clk, reset : in std_logic;
     q : out std_logic);
end dff_sync_rst;
architecture behav of dff_sync_rst is
begin
process (clk) begin
     if (clk'event and clk = '1') then
       if (reset = '0') then
         q <= '0';
       else q <= data;
       end if;
     end if;
end process;
end behav;
```

```
module dff_sync_rst (data, clk, reset, q);
    input data, clk, reset;
    output q;
    reg q;
always @ (posedge clk)
    if (~reset)
        q = 1'b0;
    else q = data;
endmodule
```

Rising Edge Filp-Flop with Synchronous Preset

The following examples infer a D flip-flop with a synchronous preset.




Figure 2-6. D Flip-Flop with Synchronous Preset

```
library IEEE;
use IEEE.std_logic_1164.all;
entity dff_sync_pre is
port (data, clk, preset : in std_logic;
        : out std_logic);
end dff_sync_pre;
architecture behav of dff_sync_pre is
begin
process (clk) begin
     if (clk'event and clk = '1') then
        if (preset = '0') then
       q <= '1';
      else q <= data;
      end if;
     end if;
end process;
end behav;
```

```
module dff_sync_pre (data, clk, preset, q);
    input data, clk, preset;
    output q;
    reg q;
always @ (posedge clk)
    if (~preset)
        q = 1'b1;
    else q = data;
endmodule
```

Rising Edge Filp-Flop with Asynchronous Reset and Clock Enable

The following examples infer a D type flip-flop with an asynchronous reset and clock enable.




Figure 2-7. D Flip-Flop with Asynchronous Reset and Clock Enable

```
library IEEE;
use IEEE.std_logic_1164.all;
entity dff_ck_en is
port (data, clk, reset, en : in std_logic;
     q : out std_logic);
end dff_ck_en;
architecture behav of dff_ck_en is
begin
process (clk, reset) begin
     if (reset = '0') then
       q <= '0';
     elsif (clk'event and clk = '1') then
       if (en = '1') then
         q <= data;
       end if;
     end if;
end process;
end behav;
```

```
module dff_ck_en (data, clk, reset, en, q);
   input data, clk, reset, en;
   output q;
   reg q;
always @ (posedge clk or negedge reset)
   if (~reset)
        q = 1'b0;
   else if (en)
        q = data;
endmodule
```

D-Latches

This section describes and gives examples of different types of D-latches.

D-Latch with Data and Enable

The following examples infer a D-latch with data and enable inputs.




Figure 2-8. D-Latch

```
module d_latch (enable, data, y);
   input enable, data;
   output y;
   reg y;
always @(enable or data)
   if (enable)
      y = data;
endmodule
```

D-Latch with Gated Asynchronous Data

The following examples infer a D-latch with gated asynchronous data.




Figure 2-9. D-Latch with Gated Asynchronous Data

```
module d_latch_e(enable, gate, data, q);
    input enable, gate, data;
    output q;
    reg q;
always @ (enable or data or gate)
    if (enable)
        q = (data & gate);
endmodule
```

D-Latch with Gated Enable

The following examples infer a D-latch with gated enable.




Figure 2-10. D-Latch with Gated Enable

```
library IEEE;
use IEEE.std_logic_1164.all;
entity d_latch_en is
port (enable, gate, d: in std_logic;
        q : out std_logic);
end d_latch_en;

architecture behave of d_latch_en is
begin
process (enable, gate, d) begin
    if ((enable and gate) = '1') then
        q <= d;
    end if;
end process;
end behave;</pre>
```

```
module d_latch_en(enable, gate, d, q);
    input enable, gate, d;
    output q;
    reg q;
always @ (enable or d or gate)
    if (enable & gate)
        q = d;
endmodule
```

D-Latch with Asynchronous Reset

The following examples infer a D-latch with an asynchronous reset.




Figure 2-11. D-Latch with Asynchronous Reset

```
library IEEE;
use IEEE.std_logic_1164.all;
entity d_latch_rst is
port (enable, data, reset: in std_logic;
                  : out std_logic);
end d_latch_rst;
architecture behav of d_latch_rst is
begin
process (enable, data, reset) begin
     if (reset = '0') then
       q <= '0';
     elsif (enable = '1') then
       q <= data;
     end if;
end process;
end behav;
```

```
module d_latch_rst (reset, enable, data, q);
   input reset, enable, data;
   output q;
   reg q;
always @ (reset or enable or data)
   if (~reset)
        q = 1'b0;
   else if (enable)
        q = data;
endmodule
```

Datapath

Datapath logic is a structured repetitive function. These structures are modeled in various different implementations based on area and timing constraints. Most synthesis tools generate optimal implementations for the target technology.

Priority Encoders Using If-Then-Else

An if-then-else statement is used to conditionally execute sequential statements based on a value. Each condition of the if-then-else statement is checked in order against that value until a true condition is found. Statements associated with the true condition are then executed and the rest of the statement is ignored. If-then-else statements should be used to imply priority on a late arriving signal. In the following examples, shown in Figure 2-12, signal c is a late arriving signal.




Figure 2-12. Priority Encoder Using an If-Then-Else Statement

```
library IEEE;
 use IEEE.std_logic_1164.all;
 entity my_if is
 port (c, d, e, f: in std_logic;
       s : in std_logic_vector(1 downto 0);
       pout : out std_logic);
 end my_if;
 architecture my_arc of my_if is
 myif_pro: process (s, c, d, e, f) begin
       if s = "00" then
        pout <= c;
       elsif s = "01" then
         pout <= d;
       elsif s = "10" then
         pout <= e;
       else pout <= f;
       end if;
 end process myif_pro;
 end my_arc;
Verilog
 module IF_MUX (c, d, e, f, s, pout);
       input c, d, e, f;
       input [1:0]s;
       output pout;
       reg pout;
 always @(c or d or e or f or s) begin
       if (s == 2'b00)
         pout = c;
       else if (s ==2'b01)
        pout = d;
       else if (s ==2'b10)
         pout = e;
       else pout = f;
       end
 endmodule
```

Multiplexors Using Case

A case statement implies parallel encoding. Use a case statement to select one of several alternative statement sequences based on the value of a condition. The condition is checked against each choice in the case statement until a match is found. Statements associated with the matching choice are then executed. The case statement must include all possible values for a condition or have a default choice to be executed if none of the choices match. The following examples infer multiplexors using a case statement. Refer to "Multiplexors" on page 61 for additional information about using multiplexors with the Actel architecture.

VHDL synthesis tools automatically assume parallel operation without priority in case statements. However, some Verilog tools assume priority, and you may need to add a directive to your case statement to ensure that no priority is assumed. refer to the documentation provided with your synthesis tool for information about creating case statements without priority.




Figure 2-13. Multiplexor Using a Case Statement

4:1 Multiplexor

The following examples infer a 4:1 multiplexor using a case statement.

```
--4:1 Multiplexor
 library IEEE;
 use IEEE.std_logic_1164.all;
 entity mux is
 port (c, d, e, f : in std_logic;
                  : in std_logic_vector(1 downto 0);
       muxout
                 : out std_logic);
 end mux;
 architecture my_mux of mux is
 begin
 mux1: process (s, c, d, e, f) begin
   case s is
       when "00" => muxout <= c;
       when "01" => muxout <= d;
       when "10" => muxout <= e;
       when others => muxout <= f;
   end case;
 end process mux1;
 end my_mux;
Verilog
 //4:1 Multiplexor
 module MUX (C, D, E, F, S, MUX_OUT);
       input C, D, E, F;
       input [1:0] S;
       output MUX_OUT;
       reg MUX_OUT;
 always @(C or D or E or F or S)
 begin
   case (S)
       2'b00 : MUX_OUT = C;
       2'b01 : MUX_OUT = D;
       2'b10 : MUX_OUT = E;
       default : MUX_OUT = F;
   endcase
 end
 endmodule
```

12:1 Multiplexor

The following examples infer a 12:1 multiplexor using a case statement.

```
-- 12:1 mux
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration:
entity mux12_1 is
port
(
             in std_logic_vector (3 downto 0);-- mux select
 mux_sel:
         in std_logic;
 A:
         in std_logic;
 в:
 C:
         in std_logic;
 D:
         in std_logic;
         in std_logic;
 Ε:
 F:
         in std_logic;
 G:
         in std_logic;
         in std_logic;
 Η:
 I:
         in std_logic;
 J:
         in std_logic;
 Κ:
         in std_logic;
         in std_logic;
 mux_out: out std_logic -- mux output
);
end mux12_1;
-- Architectural body:
architecture synth of mux12_1 is
begin
 proc1: process (mux_sel, A, B, C, D, E, F, G, H, I, J, K, M)
 begin
 case mux_sel is
   when "0000"
                 => mux_out <= A;
   when "0001"
                     => mux_out <= B;
   when "0010"
                     => mux out <= C;
   when "0011"
                     => mux_out <= D;
   when "0100"
                     => mux_out <= E;
   when "0101"
                      => mux_out <= F;
```

```
when "0110"
                       => mux_out <= G;
                       => mux_out <= H;
     when "0111"
     when "1000"
                       => mux_out <= I;
     when "1001"
                       => mux_out <= J;
     when "1010"
                       => mux_out <= K;
     when "1011"
                       => mux_out <= M;
     when others => mux_out <= '0';</pre>
   end case;
   end process proc1;
 end synth;
Verilog
 // 12:1 mux
 module mux12_1(mux_out,
               mux_sel,M,L,K,J,H,G,F,E,D,C,B,A
 output
                          mux_out;
 input
                          [3:0] mux_sel;
 input
                          М;
 input
                          L;
 input
                          K;
 input
                          J;
 input
                          Η;
                          G;
 input
 input
                          F;
 input
                          E;
 input
                          D;
 input
                          C;
 input
                          B;
 input
                          A;
 reg
                          mux_out;
 // create a 12:1 mux using a case statement
 always @ ({mux_sel[3:0]} or M or L or K or J or H or G or F or
 E or D or C or B or A)
   begin: mux_blk
     case ({mux_sel[3:0]}) // synthesis full_case parallel_case
       4'b0000 : mux_out = A;
       4'b0001 :
                    mux_out = B;
           4'b0010 :
                        mux_out = C;
           4'b0011 :
                        mux_out = D;
           4'b0100 : mux_out = E;
4'b0101 : mux_out = F;
```

```
4'b0110 :
                    mux_out = G;
                    mux_out = H;
        4'b0111 :
        4'b1000 :
                    mux_out = J;
        4'b1001:
                    mux_out = K;
        4'b1010 :
                    mux_out = L;
        4'b1011 :
                    mux_out = M;
mux_out = 1'b0;
        4'b1100 :
        4'b1101 :
                    mux_out = 1'b0;
        4'b1110 :
                    mux out = 1'b0;
        4'b1111 : mux_out = 1'b0;
   endcase
 end
endmodule
```

Case X Multiplexor

The following Verilog example infers a multiplexor using a don't care case x statement. Actel does not recommend using don't care case x statements in VHDL. VHDL synthesis tools do not typically support the don't care value as well as Verilog tools.

Decoders

Decoders are used to decode data that has been previously encoded using binary or another type of encoding. The following examples infer a 3-8 line decoder with an enable.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity decode is
    port ( Ain : in std_logic_vector (2 downto 0);
            En: in std_logic;
            Yout : out std_logic_vector (7 downto 0));
end decode;
architecture decode_arch of decode is
begin
    process (Ain)
        begin
            if (En='0') then
                Yout <= (others => '0');
            else
              case Ain is
                    when "000" => Yout <= "00000001";
                    when "001" => Yout <= "00000010";</pre>
                    when "010" => Yout <= "00000100";
                    when "011" => Yout <= "00001000";</pre>
                    when "100" => Yout <= "00010000";</pre>
                    when "101" => Yout <= "00100000";</pre>
                    when "110" => Yout <= "01000000";</pre>
                    when "111" => Yout <= "10000000";</pre>
                    when others => Yout <= "00000000";</pre>
              end case;
            end if;
    end process;
end decode_arch;
```

```
module decode (Ain, En, Yout);
     input En;
     input [2:0] Ain;
     output [7:0] Yout;
     reg [7:0] Yout;
always @ (En or Ain)
 begin
    if (!En)
     Yout = 8'b0;
    else
     case (Ain)
       3'b000 : Yout = 8'b00000001;
       3'b001 : Yout = 8'b00000010;
       3'b010 : Yout = 8'b00000100;
       3'b011 : Yout = 8'b00001000;
       3'b100 : Yout = 8'b00010000;
       3'b101 : Yout = 8'b00100000;
       3'b110 : Yout = 8'b01000000;
       3'b111 : Yout = 8'b10000000;
       default : Yout = 8'b00000000;
     endcase
  end
endmodule
```

Counters

Counters count the number of occurrences of an event that occur either randomly or at uniform intervals. You can infer a counter in your design. However, most synthesis tools cannot infer optimal implementations of counters higher than 8-bits. If your counter is in the critical path of a speed and area critical design, Actel recommends that you use the ACTgen Macro Builder to build a counter. Once generated, instantiate the ACTgen counter in your design. Refer to "ACTgen Counter" on page 75 for examples of ACTgen counter instantiation. The following examples infer different types of counters.

8-bit Up Counter with Count Enable and Asynchronous Reset

The following examples infer an 8-bit up counter with count enable and asynchronous reset.

VHDL

endmodule

```
library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_unsigned.all;
 use IEEE.std_logic_arith.all;
 entity counter8 is
                     : in std_logic;
 port (clk, en, rst
       count
                        : out std_logic_vector (7 downto 0));
 end counter8;
 architecture behav of counter8 is
 signal cnt: std_logic_vector (7 downto 0);
 begin
 process (clk, en, cnt, rst)
       begin
       if (rst = '0') then
            cnt <= (others => '0');
       elsif (clk'event and clk = '1') then
            if (en = '1') then
              cnt <= cnt + '1';
       end if;
 end process;
       count <= cnt;
 end behav;
Verilog
 module count_en (en, clock, reset, out);
       parameter Width = 8;
       input clock, reset, en;
       output [Width-1:0] out;
       reg [Width-1:0] out;
 always @(posedge clock or negedge reset)
         if(!reset)
                out = 8'b0;
         else if(en)
                out = out + 1;
```

8-bit Up Counter with Load and Asynchronous Reset

The following examples infer an 8-bit up counter with load and asynchronous reset.

```
library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_unsigned.all;
 use IEEE.std_logic_arith.all;
 entity counter is
     port (clk, reset, load: in std_logic;
               data: in std_logic_vector (7 downto 0);
               count: out std_logic_vector (7 downto 0));
 end counter;
 architecture behave of counter is
     signal count_i : std_logic_vector (7 downto 0);
 begin
     process (clk, reset)
     begin
       if (reset = '0') then
             count i <= (others => '0');
       elsif (clk'event and clk = '1') then
         if load = '1' then
             count_i <= data;
             count_i <= count_i + '1';</pre>
         end if;
       end if;
     end process;
     count <= count_i;
 end behave;
Verilog
 module count_load (out, data, load, clk, reset);
       parameter Width = 8;
       input load, clk, reset;
       input [Width-1:0] data;
       output [Width-1:0] out;
       reg [Width-1:0] out;
 always @(posedge clk or negedge reset)
         if(!reset)
                 out = 8'b0;
         else if(load)
                 out = data;
         else
                 out = out + 1;
 endmodule
```

8-bit Up Counter with Load, Count Enable, Terminal Count and Asynchronous Reset

The following examples infer an 8-bit up counter with load, count enable, terminal count, and asynchronous reset.

Verilog

```
module count_load (out, cout, data, load, clk, en, reset);
parameter Width = 8;
    input load, clk, en, reset;
    input [Width-1:0] data;
    output cout; // carry out
    output [Width-1:0] out;
   reg [Width-1:0] out;
always @(posedge clk or negedge reset)
 if(!reset)
   out = 8'b0;
 else if(load)
    out = data;
  else if(en)
    out = out + 1;
// cout=1 when all out bits equal 1
assign cout = &out;
endmodule
```

N-bit Up Counter with Load, Count Enable, and Asynchronous Reset

The following examples infer an n-bit up counter with load, count enable, and asynchronous reset.

```
architecture behave of counter is
signal count : std_logic_vector (width-1 downto 0);
begin
process(clk, rst)
 begin
    if rst = '1' then
     count <= (others => '0');
    elsif (clk'event and clk = '1') then
     if load = '1' then
       count <= data;
     elsif en = '1' then
       count <= count + 1;
     end if;
    end if;
 end process;
q <= count;
end behave;
```

Arithmetic Operators

Synthesis tools generally are able to infer arithmetic operators for the target technology. The following examples infer addition, subtraction, division and multiplication operators.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity arithmetic is
port (A, B: in std_logic_vector(3 downto 0);
      Q1: out std_logic_vector(4 downto 0);
      Q2, Q3: out std_logic_vector(3 downto 0);
      Q4: out std_logic_vector(7 downto 0));
end arithmetic;
architecture behav of arithmetic is
begin
process (A, B)
begin
  Q1 <= ('0' \& A) + ('0' \& B); --addition
  Q2 <= A - B; --subtraction
  Q3 <= A / B; --division
  Q4 <= A * B; --multiplication
end process;
end behav;
```

If the multiply and divide operands are powers of 2, replace them with shift registers. Shift registers provide speed optimized implementations with large savings in area. For example:

```
Q <= C/16 + C*4;
can be represented as:
   Q <= shr (C, "100") + shl (C, "10");
or
   VHDL Q <= "0000" & C (8 downto 4) + C (6 downto 0) & "00";</pre>
```

The functions "shr" and "shl" are available in the IEEE.std_logic_arith.all library.

Verilog

```
module arithmetic (A, B, Q1, Q2, Q3, Q4);
  input [3:0] A, B;
 output [4:0] Q1;
 output [3:0] Q2, Q3;
 output [7:0] Q4;
 reg [4:0] Q1;
 reg [3:0] Q2, Q3;
 reg [7:0] 04;
always @ (A or B)
begin
 Q1 = A + B; //addition
 Q2 = A - B; //subtraction
 Q3 = A / 2; //division
 O4 = A * B; //multiplication
end
endmodule
```

If the multiply and divide operands are powers of 2, replace them with shift registers. Shift registers provide speed optimized implementations with large savings in area. For example:

```
Q = C/16 + C*4;
can be represented as:
Q = {4b'0000 C[8:4]} + {C[6:0] 2b'00};
```

Relational Operators

Relational operators compare two operands and indicate whether the comparison is true or false. The following examples infer greater than, less than, greater than equal to, and less than equal to comparators. Synthesis tools generally optimize relational operators for the target technology.

VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity relational is
port (A, B : in std_logic_vector(3 downto 0);
      Q1, Q2, Q3, Q4 : out std_logic);
end relational;
architecture behav of relational is
begin
process (A, B)
begin
 -- Q1 <= A > B; -- greater than
  -- 02 <= A < B; -- less than
  -- Q3 <= A >= B; -- greater than equal to
  if (A <= B) then -- less than equal to
    Q4 <= '1';
  else
    Q4 <= '0';
  end if;
end process;
end behav;
```

Verilog

Equality Operator

The equality and non-equality operators indicate a true or false output based on whether the two operands are equivalent or not. The following examples infer equality operators.

```
library IEEE;
 use IEEE.std_logic_1164.all;
 entity equality is
 port (
        A: in STD_LOGIC_VECTOR (3 downto 0);
        B: in STD_LOGIC_VECTOR (3 downto 0);
        Q1: out STD_LOGIC;
        Q2: out STD_LOGIC
       );
 end equality;
 architecture equality_arch of equality is
 begin
   process (A, B)
   begin
     Q1 \leftarrow A = B; -- equality
     if (A /= B) then -- inequality
       Q2 <= '1';
     else
       Q2 <= '0';
     end if;
   end process;
 end equality_arch;
OR
 library IEEE;
 use IEEE.std_logic_1164.all;
 entity equality is
 port (
        A: in STD_LOGIC_VECTOR (3 downto 0);
        B: in STD_LOGIC_VECTOR (3 downto 0);
        Q1: out STD_LOGIC;
        Q2: out STD_LOGIC
       );
 end equality;
 architecture equality_arch of equality is
     01 <= '1' when A = B else '0'; -- equality
     Q2 <= '1' when A /= B else '0'; -- inequality
 end equality_arch;
```

```
module equality (A, B, Q1, Q2);
  input [3:0] A;
  input [3:0] B;
  output Q1;
  output Q2;
  reg Q1, Q2;

always @ (A or B)
  begin
    Q1 = A == B; //equality
    if (A != B) //inequality
    Q2 = 1;
  else
    Q2 = 0;
  end
endmodule
```

Shift Operators

Shift operators shift data left or right by a specified number of bits. The following examples infer left and right shift operators.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity shift is
port (data : in std_logic_vector(3 downto 0);
  q1, q2 : out std_logic_vector(3 downto 0));
end shift;
architecture rtl of shift is
begin
  process (data)
  begin
      g1 <= shl (data, "10"); -- logical shift left</pre>
      q2 <= shr (data, "10"); --logical shift right
  end process;
end rtl;
```

OR


```
library IEEE;
 use IEEE.std_logic_1164.all;
 entity shift is
 port (data : in std_logic_vector(3 downto 0);
       q1, q2 : out std_logic_vector(3 downto 0));
 end shift;
 architecture rtl of shift is
 begin
   process (data)
   begin
       q1 <= data(1 downto 0) & "10"; -- logical shift left
       q2 <= "10" & data(3 downto 2); --logical shift right
   end process;
 end rtl;
Verilog
 module shift (data, q1, q2);
   input [3:0] data;
   output [3:0] q1, q2;
   parameter B = 2;
   reg [3:0] q1, q2;
 always @ (data)
 begin
   q1 = data << B; // logical shift left
   q2 = data >> B; //logical shift right
 end
 endmodule
```

Finite State Machine

A finite state machine (FSM) is a type of sequential circuit that is designed to sequence through specific patterns of finite states in a predetermined sequential manner. There are two types of FSM, Mealy and Moore. The Moore FSM has outputs that are a function of current state only. The Mealy FSM has outputs that are a function of the current state and primary inputs. An FSM consists of three parts:

- 1. **Sequential Current State Register:** The register, a set of n-bit flip-flops (state vector flip-flops) clocked by a single clock signal is used to hold the state vector (current state or simply state) of the FSM. A state vector with a length of n-bit has 2ⁿ possible binary patterns, known as state encoding. Often, not all 2ⁿ patterns are needed, so the unused ones should be designed not to occur during normal operation. Alternatively, an FSM with m-state requires at least log₂(m) state vector flip-flops.
- Combinational Next State Logic: An FSM can only be in one state
 at any given time, and each active transition of the clock causes it
 to change from its current state to the next state, as defined by the
 next state logic. The next state is a function of the FSM's inputs and
 its current state.
- 3. **Combinational Output Logic:** Outputs are normally a function of the current state and possibly the FSM's primary inputs (in the case of a Mealy FSM). Often in a Moore FSM, you may want to derive the outputs from the next state instead of the current state, when the outputs are registered for faster clock-to-out timings.

Moore and Mealy FSM structures are shown in Figure 2-14 and Figure 2-15.



* State Vector Flip-flops

Figure 2-14. Basic Structure of a Moore FSM




Figure 2-15. Basic Structure of a Mealy FSM

Use a reset to guarantee fail safe behavior. This ensures that the FSM is always initialized to a known valid state before the first active clock transition and normal operation begins. In the absence of a reset, there is no way of predicting the initial value of the state register flip-flops during the "power up" operation of an Actel FPGA. It could power up and become permanently stuck in an unencoded state. The reset should be implemented in the sequential current state process of the FSM description.

An asynchronous reset is generally preferred over a synchronous reset because an asynchronous reset does not require decoding unused states, minimizing the next state logic.

Because FPGA technologies are register rich, "one hot" state machine implementations generated by the synthesis tool may generate optimal area and performance results

Mealy Machine

The following examples represent a Mealy FSM model for the Mealy state diagram shown in Figure 2-16.




Figure 2-16. Mealy State Diagram

```
-- Example of a 5-state Mealy FSM
library ieee;
use ieee.std_logic_1164.all;
entity mealy is
  port (clock, reset: in std_logic;
    data_out: out std_logic;
    data_in: in std_logic_vector (1 downto 0));
end mealy;

architecture behave of mealy is
  type state_values is (st0, st1, st2, st3, st4);
  signal pres_state, next_state: state_values;
begin
  -- FSM register
  statereg: process (clock, reset)
  begin
```

```
if (reset = '0') then
    pres_state <= st0;</pre>
  elsif (clock'event and clock ='1') then
    pres_state <= next_state;</pre>
  end if;
end process statereg;
-- FSM combinational block
fsm: process (pres_state, data_in)
begin
      case pres_state is
        when st0 =>
          case data_in is
            when "00" => next_state <= st0;</pre>
            when "01" => next_state <= st4;</pre>
            when "10" => next_state <= st1;</pre>
            when "11" => next_state <= st2;</pre>
            when others => null;
          end case;
        when st1 =>
          case data_in is
            when "00" => next_state <= st0;</pre>
            when "10" => next_state <= st2;</pre>
            when others => next_state <= st1;</pre>
          end case;
        when st2 =>
          case data_in is
            when "00" => next_state <= st1;</pre>
            when "01" => next_state <= st1;</pre>
            when "10" => next_state <= st3;</pre>
            when "11" => next state <= st3;
            when others => null;
          end case;
        when st3 =>
          case data_in is
            when "01" => next_state <= st4;
when "11" => next_state <= st4;</pre>
            when others => next_state <= st3;</pre>
          end case;
        when st4 =>
          case data_in is
            when "11" => next_state <= st4;</pre>
            when others => next_state <= st0;</pre>
          end case;
        when others => next_state <= st0;</pre>
      end case;
end process fsm;
```

```
-- Mealy output definition using pres_state w/ data_in
   outputs: process (pres_state, data_in)
   begin
         case pres_state is
           when st0 =>
             case data_in is
               when "00" => data_out <= '0';</pre>
               when others => data out <= '1';
             end case;
           when st1 => data_out <= '0';</pre>
           when st2 =>
             case data_in is
               when "00" => data_out <= '0';</pre>
               when "01" => data_out <= '0';</pre>
               when others => data_out <= '1';</pre>
             end case;
           when st3 => data_out <= '1';</pre>
           when st4 =>
             case data in is
               when "10" => data_out <= '1';</pre>
               when "11" => data_out <= '1';</pre>
               when others => data_out <= '0';</pre>
             end case;
           when others => data_out <= '0';</pre>
         end case;
 end process outputs;
 end behave;
Verilog
 // Example of a 5-state Mealy FSM
 module mealy (data_in, data_out, reset, clock);
 output data_out;
 input [1:0] data_in;
 input reset, clock;
 reg data_out;
 reg [2:0] pres_state, next_state;
 parameter st0=3'd0, st1=3'd1, st2=3'd2, st3=3'd3, st4=3'd4;
   // FSM register
 always @ (posedge clock or negedge reset)
   begin: statereg
 if(!reset)// asynchronous reset
```

```
pres_state = st0;
   else
     pres_state = next_state;
 end // statereg
// FSM combinational block
always @(pres_state or data_in)
 begin: fsm
     case (pres_state)
       st0: case(data_in)
       2'b00: next_state=st0;
       2'b01:
                  next_state=st4;
       2'b10:
                  next_state=st1;
       2'b11:
                  next_state=st2;
     endcase
       st1: case(data in)
       2'b00:
                  next_state=st0;
       2'b10:
                  next_state=st2;
       default:
                  next state=st1;
     endcase
       st2:
             case(data_in)
                  next_state=st1;
       2'b0x:
       2'b1x:
                  next state=st3;
     endcase
       st3:
              case(data_in)
       2'bx1:
                  next_state=st4;
       default:
                  next_state=st3;
     endcase
       st4:
             case(data_in)
       2'b11:
                  next_state=st4;
       default:
                  next state=st0;
     endcase
   default:
                               next_state=st0;
   endcase
 end // fsm
// Mealy output definition using pres_state w/ data_in
always @(data_in or pres_state)
 begin: outputs
   case(pres_state)
     st0:
          case(data_in)
     2'b00:
              data_out=1'b0;
     default:
                data out=1'b1;
   endcase
               data out=1'b0;
     st1:
     st2:
           case(data_in)
```

```
2'b0x:
               data_out=1'b0;
     default:
                 data_out=1'b1;
   endcase
     st3:
              data_out=1'b1;
     st4:
            case(data_in)
     2'b1x:
               data_out=1'b1;
     default:
                data_out=1'b0;
   endcase
   default:
                               data out=1'b0;
   endcase
 end // outputs
endmodule
```

Moore Machine

The following examples represent a Moore FSM model for the Mealy state diagram shown in Figure 2-16 on page 37.

```
-- Example of a 5-state Moore FSM
library ieee;
use ieee.std_logic_1164.all;
entity moore is
 port (clock, reset: in std_logic;
   data out: out std logic;
   data_in: in std_logic_vector (1 downto 0));
end moore;
architecture behave of moore is
 type state_values is (st0, st1, st2, st3, st4);
 signal pres_state, next_state: state_values;
begin
 -- FSM register
 statereg: process (clock, reset)
 begin
   if (reset = '0') then
     pres_state <= st0;</pre>
   elsif (clock ='1' and clock'event) then
     pres_state <= next_state;</pre>
    end if;
 end process statereg;
```

```
-- FSM combinational block
 fsm: process (pres_state, data_in)
 begin
    case pres_state is
     when st0 =>
        case data_in is
         when "00" => next_state <= st0;</pre>
         when "01"
                     => next_state <= st4;
         when "10" => next state <= st1;</pre>
         when "11" => next_state <= st2;</pre>
         when others => null;
        end case;
     when st1 =>
        case data_in is
         when "00" => next_state <= st0;</pre>
         when "10" => next state <= st2;
         when others => next_state <= st1;</pre>
        end case;
     when st2 =>
        case data in is
         when "00" => next_state <= st1;</pre>
         when "01"
                     => next_state <= st1;
         when "10" => next_state <= st3;</pre>
         when "11" => next_state <= st3;</pre>
         when others => null;
        end case;
     when st3 =>
        case data_in is
         when "01" => next_state <= st4;</pre>
         when "11" => next_state <= st4;</pre>
         when others => next state <= st3;</pre>
        end case;
     when st4 =>
        case data in is
         when "11" => next_state <= st4;</pre>
         when others => next_state <= st0;</pre>
        end case;
     when others => next_state <= st0;</pre>
    end case;
end process fsm;
-- Moore output definition using pres_state only
 outputs: process (pres_state)
 begin
    case pres_state is
     when st0 => data_out <= '1';</pre>
                 => data_out <= '0';
     when st1
```

```
when st2 => data_out <= '1';</pre>
                => data_out <= '0';
       when st3
       when st4
                => data_out <= '1';
       when others => data_out <= '0';</pre>
     end case;
 end process outputs;
 end behave;
Verilog
 // Example of a 5-state Moore FSM
 module moore (data_in, data_out, reset, clock);
   output data_out;
   input [1:0] data_in;
   input reset, clock;
   reg data_out;
   reg [2:0] pres_state, next_state;
   parameter st0=3'd0, st1=3'd1, st2=3'd2, st3=3'd3, st4=3'd4;
 //FSM register
 always @(posedge clock or negedge reset)
   begin: statereg
     if(!reset)
       pres_state = st0;
     else
       pres_state = next_state;
   end // statereg
 // FSM combinational block
 always @(pres_state or data_in)
   begin: fsm
     case (pres_state)
       st0: case(data_in)
           2'b00: next state=st0;
           2'b01:
                      next_state=st4;
           2'b10:
                      next_state=st1;
           2'b11:
                      next_state=st2;
       endcase
       st1: case(data_in)
           2'b00:
                       next_state=st0;
           2'b10:
                       next_state=st2;
           default:
                      next_state=st1;
       endcase
```

```
st2: case(data_in)
         2'b0x: next_state=st1;
         2'b1x:
                    next_state=st3;
     endcase
     st3: case(data_in)
         2'bx1: next_state=st4;
         default:
                   next_state=st3;
     endcase
     st4: case(data in)
        2'b11: next_state=st4;
default: next_state=st0;
     endcase
     default:
                                 next_state=st0;
   endcase
 end // fsm
// Moore output definition using pres_state only
always @(pres_state)
 begin: outputs
   case(pres_state)
     st0: data_out=1'b1;
     st1:
            data_out=1'b0;
     st2: data_out=1'b1;
     st3:
            data_out=1'b0;
     st4: data_out=1'b1;
     default: data_out=1'b0;
   endcase
 end // outputs
endmodule // Moore
```

Input-Output Buffers

You can infer or instantiate a I/O buffers in your design. The following examples represent both techniques. Regardless of which method you use, all I/O buffers should be declared at the top level of the design.

Tri-State Buffer

A tri-state buffer is an output buffer with high-impedance capability. The following examples show how to infer and instantiate a tri-state buffer.




Figure 2-17. Tri-State Buffer

Inference

VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;
entity tristate is
port (e, a : in std_logic;
      y : out std_logic);
end tristate;
architecture tri of tristate is
begin
 process (e, a)
   begin
     if e = '1' then
       y <= a;
     else
       y <= 'Z';
    end if;
 end process;
end tri;
```

OR

```
module TRISTATE (e, a, y);
  input a, e;
  output y;
  reg y;
always @ (e or a) begin
  if (e)
    y = a;
  else
    y = 1'bz;
  end
endmodule
```

OR

```
module TRISTATE (e, a, y);
  input a, e;
  output y;

assign y = e ? a : 1'bZ;
endmodule
```

Instantiation

```
library IEEE;
use IEEE.std_logic_1164.all;
entity tristate is
port (e, a : in std_logic;
y : out std_logic);
end tristate;
architecture tri of tristate is
component TRIBUFF
 port (D, E: in std_logic;
   PAD: out std_logic);
end component;
begin
U1: TRIBUFF port map (D => a,
         E \Rightarrow e,
         PAD => y);
end tri;
```

```
module TRISTATE (e, a, y);
input a, e;
output y;

TRIBUFF U1 (.D(a), .E(e), .PAD(y));
endmodule
```

Bi-Directional Buffer

A bi-directional buffer can and input or output buffer with high impedance capability. The following examples show how to infer and instantiate a bi-directional buffer.




Figure 2-18. Bi-Directional Buffer

Inference

```
library IEEE;
use IEEE.std_logic_1164.all;
entity bidir is
port (y : inout std_logic;
     e, a: in std_logic;
     b : out std_logic);
end bidir;
architecture bi of bidir is
begin
  process (e, a)
   begin
     case e is
       when '1' => y <= a;
       when '0' => y <= 'Z';
       when others => y <= 'X';
     end case;
  end process;
b <= v;
end bi;
```

```
module bidir (e, y, a, b);
    input a, e;
    inout y;
   output b;
   reg y_int;
   wire y, b;
always @ (a or e)
begin
  if (e == 1'b1)
   y_int <= a;
  else
   y_int <= 1'bz;</pre>
  end
assign y = y_int;
assign b = y;
endmodule
```

Instantiation

```
library IEEE;
use IEEE.std_logic_1164.all;
entity bidir is
port (y : inout std_logic;
e, a: in std_logic;
b : out std_logic);
end bidir;
architecture bi of bidir is
component BIBUF
 port (D, E: in std_logic;
   Y : out std_logic;
    PAD: inout std_logic);
end component;
begin
U1: BIBUF port map (D => a,
          E \Rightarrow e,
           Y => b,
           PAD \Rightarrow y);
end bi;
```

```
module bidir (e, y, a, b);
  input a, e;
  inout y;
  output b;

BIBUF U1 ( .PAD(y), .D(a), .E(e), .Y(b) );
endmodule
```

Generics and Parameters

Generics and parameters are used to define the size of a component. This allows the design of parameterized components for which size and feature sets may be defined by values of the instantiation parameters. The following examples show how to use generics and parameters when describing a parameterized adder. Furthermore, this adder is instantiated for varying widths.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity adder is
generic (WIDTH : integer := 8);
port (A, B: in UNSIGNED(WIDTH-1 downto 0);
CIN: in std_logic;
COUT: out std_logic;
Y: out UNSIGNED(WIDTH-1 downto 0));
end adder:
architecture rtl of adder is
begin
 process (A,B,CIN)
   variable TEMP_A,TEMP_B,TEMP_Y:UNSIGNED(A'length downto 0);
       TEMP_A := '0' \& A;
       TEMP_B := '0' & B;
       TEMP_Y := TEMP_A + TEMP_B + CIN;
       Y <= TEMP_Y (A'length-1 downto 0);
       COUT <= TEMP_Y (A'length);
 end process;
end rtl;
```

Chapter 2: Technology Independent Coding Styles

"Width" indicates the width of the adder. The instantiation for this parameterized adder for a bit width of 16 is:

```
U1: adder generic map(16) port map (A_A, B_A, CIN_A, COUT_A,
Y_A);
```

Verilog

```
module adder (cout, sum, a, b, cin);
  parameter Size = 8;
  output cout;
  output [Size-1:0] sum;
  input cin;
  input [Size-1:0] a, b;

assign {cout, sum} = a + b + cin;
endmodule
```

"Size" indicates the width of the adder. The instantiation for this parameterized adder for a bit width of 16 is:

```
adder #(16) adder16(cout_A, sun_A, a_A, b_A, cin_A)
```

Performance Driven Coding


Unlike ASICs, FPGAs are module based arrays. Each logic level used on a path can add delay. As a result, meeting timing constraints on a critical path with too many logic levels becomes difficult. Using an efficient coding style is very important because it dictates the synthesis logic implementation. This chapter describes synthesis implementations, techniques, and efficient design practices that can be used to reduce logic levels on a critical path.

Reducing Logic Levels on Critical Paths


Each logic level on the critical path in an FPGA can add significant delay. To ensure that timing constraints can be met, logic level usage must be considered when describing the behavior of a design. The following examples illustrate how to reduce logic levels on critical paths.

Example 1

In the following VHDL example, the signal "critical" goes through three logic levels.




The signal "critical" is a late arriving signal. To reduce the logic level usage on "critical", imply priority by using an if-then-else statement. As a result, the signal "critical" goes through one logic level, as shown below.




Example 2

In the following example, the signal "critical" goes through two logic levels.



```
if (clk'event and clk ='1') then
   if (non_critical and critical) then
    out1 <= in1
   else
    out1 <= in2
   end if;
end if;</pre>
```

To reduce the logic level usage on "critical", multiplex inputs "in1" and "in2" based on "non_critical", and call this output "out_temp". Then multiplex "out_temp" and "in2" based on "critical". As a result, the signal "critical" goes through one logic level, as shown below.



```
signal out_temp : std_logic
if (non_critical)
    out_temp <= in1;
else out_temp <= in2;
    if (clk'event and clk ='1') then
        if (critical) then
        out1 <= out_temp;
    else out1 <= in2;
    end if;
end if;
end if;</pre>
```

Resource Sharing

Resource sharing can reduce the number of logic modules needed to implement HDL operations. Without it, each HDL description is built into a separate circuit. The following VHDL examples illustrate how to use resource sharing to reduce logic module utilization.

Example 1


This example implements four adders.

By adding the following code, two adders can be eliminated:

```
if (...(siz == 0)...)
    count = count + 4;
else if (...)
    count = count + siz
```


Example 2

This example uses poor resource sharing to implement adders.



```
if (select)
    sum <= A + B;
else
    sum <= C + D;</pre>
```

Adders use valuable resources. To reduce resource usage, rewrite the code to infer two multiplexors and one adder, as shown below.




```
if (select)
     temp1 <= A;
     temp2 <= B;
else
     temp1 <= C;
     temp2 <= D;
sum <= temp1 + temp2;</pre>
```

Note: This example assumes the select line is not a late arriving signal.


Operators Inside Loops

Operators are resource intensive compared to multiplexors. If there is an operator inside a loop, the synthesis tool has to evaluate all conditions. In the following VHDL example, the synthesis tool builds four adders and one multiplexor. This implementation is only advisable if the select line "req" is a late arriving signal.



```
vsum := sum;
for i in 0 to 3 loop
   if (req(i)='1') then
      vsum <= vsum + offset(i);
   end if;
end loop;</pre>
```


If the select line "req" is not critical, the operator should be moved outside the loop so the synthesis tool can multiplex the data before performing the adder operation. The area efficient design is implemented in a larger multiplexor and a single adder, as shown below



```
vsum := sum;
for i in 0 to 3 loop
   if (req(i)='1') then
        offset_1 <= offset(i);
   end if;
end loop;
vsum <= vsum + offset 1;</pre>
```

Coding for Combinability


Combinatorial modules can be merged into sequential modules in the antifuse architecture. This results in a significant reduction in delay on the critical path as well as area reduction. However, cells are only merged if the combinatorial module driving a basic flip-flop has a load of 1. In the following VHDL example, the AND gate driving the flip-flop has a load of 2. As a result, the AND gate cannot be merged into the sequential module.



```
one :process (clk, a, b, c, en) begin
   if (clk'event and clk ='1') then
       if (en = '1') then
            q2 <= a and b and c;
   end if;
            q1 <= a and b and c;
end if;
end process one;</pre>
```

To enable merging, the AND gate has to be duplicated so that it has a load of 1. To duplicate the AND gate, create two independent processes, as shown below. Once merged, one logic level has been removed from the critical path.


Note: Some synthesis tools automatically duplicate logic on the critical path. Other synthesis tools detect the function "a & b & c" in the two processes and share the function on a single gate. If the function is shared, the logic is not duplicated and instantiation should be considered.



```
part_one: process (clk, a, b, c, en) begin
if (clk'event and clk ='1') then
    if (en = '1') then
        q2 <= a and b and c;
    end if;
end if;
end process part_one;
part_two: process (clk, a, b, c) begin
if (clk'event and clk ='1') then
    q1 <= a and b and c;
end if;
end process part_two;</pre>
```

Register Duplication


The delay on a net rises as the number of loads increase in the antifuse architecture. This may be acceptable for networks such as reset, but not others such as tri-state enable, etc. It is important to keep the fanout of a network below 16. In the following VHDL example, the signal "Tri_en" has a fanout of 24.



```
architecture load of four_load is
     signal Tri_en std_logic;
begin
loadpro: process (Tri_en, Clk)
     begin
      if (clk'event and clk ='1') then
           Tri_end <= Tri_en;</pre>
     end if;
end process loadpro;
endpro : process (Tri_end, Data_in)
begin
      if (Tri_end = '1') then
         out <= Data_in;</pre>
     else
         out <= (others => 'Z');
     end if;
end process endpro;
end load;
```

To decrease the fanout by half, registers are duplicated on the signal "Tri_en" so the load is split in half, as shown in the following example.


Note: Some synthesis tools duplicate registers to resolve timing and fanout violations and do not need to use this coding technique.



Partitioning a Design

Most synthesis tools work best when optimizing medium size blocks, approximately two to five thousand gates at a time. To reduce synthesis time, you should partition designs so that module block sizes do not exceed the recommendations of the synthesis tool vendor. When partitioning a design into various blocks, it is good design practice to have registers at hierarchical boundaries. This eliminates the need for time budgeting on the inputs and outputs. The following example shows how to modify your HDL code so that registers are placed at hierarchical boundaries.


Registers Embedded Within a Module



```
process (clk, a, b) begin
   if (clk'event and clk = 'l') then
      al <= a;
   bl <=b;
   end if;
end process;

process (al, bl)
begin c <= al + bl;
end process;</pre>
```

Registers Pushed Out at the Hierarchical Boundary



```
process (clk, a, b) begin
   if (clk'event and clk = '1') then
      c <= a + b;
   end if;
end process;</pre>
```

Technology Specific Coding Techniques

In addition to technology independent coding and performance driven coding, there are coding techniques that can be used to take advantage of the Actel architecture to improve speed and area utilization of your design. Additionally, most synthesis tools can implement random logic, control logic and certain datapath macros. However, they may not generate technology optimal implementations for datapath elements that cannot be inferred using operators, such as counters, RAM, FIFO, etc. This chapter describes coding techniques to take advantage of technology specific features and how to instantiate technology specific macros generated by the ACTgen Macro Builder tool for optimal area and performance.

Multiplexors


Using case statements with the multiplexor based Actel architecture provides area and speed efficient solutions and is more efficient than inference of priority encoders using if-then-else statements. Actel recommends that you use case statements instead of long, nested if-then-else statements to force mapping to multiplexors in the Actel architecture. Refer to "Multiplexors Using Case" on page 19 for examples of multiplexor coding.

VHDL synthesis tools automatically assume parallel operation without priority in case statements. However, some Verilog tools assume priority, and you may need to add a directive to your case statement to ensure that no priority is assumed. refer to the documentation provided with your synthesis tool for information about creating case statements without priority.

Internal Tri-State to Multiplexor Mapping

All internal tri-states must be mapped to multiplexors. The antifuse technology only supports tri-states as in/out ports, but not internal tri-states. The following examples show an internal tri-state followed by a multiplexor that the internal tri-state should be changed to.

Note: Some synthesis tools automatically map internal tri-states to multiplexors.



VHDL Tri-State

```
library IEEE;
use IEEE.std_logic_1164.all;
entity tribus is
port (A, B, C, D : in std_logic_vector(7 downto 0);
E0, E1, E2, E3 : in std_logic;
Q : out std_logic_vector(7 downto 0));
end tribus;

architecture rtl of tribus is
begin
   Q <= A when(E0 = '1') else "ZZZZZZZZZ";
   Q <= B when(E1 = '1') else "ZZZZZZZZZ";
   Q <= C when(E2 = '1') else "ZZZZZZZZZ";
end rtl;</pre>
```

VHDL Multiplexor

```
library IEEE;
 use IEEE.std_logic_1164.all;
 entity muxbus is
 port (A, B, C, D : in std_logic_vector(7 downto 0);
 E0, E1, E2, E3 : in std_logic;
 Q : out std_logic_vector(7 downto 0));
 end muxbus;
 architecture rtl of muxbus is
 signal E_int : std_logic_vector(1 downto 0);
 begin
 process (E0, E1, E2, E3)
 variable E : std_logic_vector(3 downto 0);
 begin
   E := E0 & E1 & E2 & E3;
 case E is
       when "0001" => E_int <= "00";</pre>
       when "0010" => E_int <= "01";</pre>
       when "0100" => E_int <= "10";
       when "1000" => E_int <= "11";</pre>
       when others => E_int <= "--";
     end case;
   end process;
 process (E_int, A, B, C, D)
   begin
     case E_int is
      when "00" => Q <= D;
      when "01" => 0 <= C;
      when "10" => Q <= B;
      when "11" => 0 <= A;
      when others => 0 <= (others => '-');
     end case;
   end process;
 end rtl;
Verilog Tri-State
 module tribus (A, B, C, D, E0, E1, E2, E3, Q);
     input [7:0]A, B, C, D;
     output [7:0]Q;
     input E0, E1, E2, E3;
 assign Q[7:0] = E0 ? A[7:0] : 8'bzzzzzzzz;
 assign Q[7:0] = E1 ? B[7:0] : 8'bzzzzzzzz;
 assign Q[7:0] = E2 ? C[7:0] : 8'bzzzzzzzz;
 assign Q[7:0] = E3 ? D[7:0] : 8'bzzzzzzzz;
 endmodule
```

Verilog Multiplexor

```
module muxbus (A, B, C, D, E0, E1, E2, E3, Q);
    input [7:0]A, B, C, D;
    output [7:0]Q;
    input E0, E1, E2, E3;
   wire [3:0] select4;
   reg [1:0] select2;
   reg [7:0]Q;
assign select4 = {E0, E1, E2, E3};
always @ (select4)
begin
  case(select4)
    4'b0001 : select2 = 2'b00;
    4'b0010 : select2 = 2'b01;
    4'b0100 : select2 = 2'b10;
    4'b1000 : select2 = 2'b11;
    default : select2 = 2'bxx;
  endcase
end
always @ (select2 or A or B or C or D)
begin
 case(select2)
    2'b00 : Q = D;
   2'b01 : Q = C;
    2'b10 : Q = B;
    2'b11 : Q = A;
endcase
end
endmodule
```

Registers

The XL, DX, MX, and ACT 3 families have dedicated asynchronous reset registers in the sequential modules (SMOD). In each SMOD is a 4:1 multiplexor with some gating logic on the select lines. Implementing a simple register or an asynchronous reset register allows the gating logic in front of the register to be pulled into the SMOD, reducing the path delay by one level. This is called full combinability. Full combinability offers improved speed, increasing a 50MHz operation to 75MHz in some designs. The following examples show how to use registers for combinability and discuss any speed or area penalty associated with using the register.

Synchronous Clear or Preset

The synchronous clear or preset register only uses part of the SMOD multiplexor, allowing for some combinability. The following example shows how to share a synchronous register with a 2:1 multiplexor.




Figure 4-1. Single Module Implementation of a Synchronous Clear or Preset Register

```
-- register with active low sync preset shared with a 2-to-1
mux.
library ieee;
use ieee.std_logic_1164.all;
entity dfm_sync_preset is
PORT (d0, d1: in std_logic;
 clk, preset, sel: in std_logic;
  q: out std_logic;
end dfm_sync_preset;
architecture behav of dfm_sync_preset is
signal tmp_sel: std_logic_vector(1 downto 0);
signal q_tmp: std_logic;
begin
process (clk) begin
  tmp_sel <= preset & sel;</pre>
  if (clk'event and clk ='1') then
      case tmp_sel is
       when "00" => q_tmp <= '1';</pre>
       when "01" => q_tmp <= '1';</pre>
       when "10" => q_tmp <= d0;</pre>
       when "11" => q_tmp <= d1;</pre>
       when others => q_tmp <= '1';
      end case;
 end if;
end process;
 q \ll q_tmp;
end behav;
```

Verilog

```
/* register with active-low synchronous preset shared with
2-to-1 mux */
module dfm_sync_preset (d0, d1, clk, sync_preset, sel, q);
input d0, d1;
input sel;
input clk, sync_preset;
output q;
reg q;
always @ (posedge clk)
begin
 case ({sync_preset, sel})
   2'b00: q = 1'b1;
   2'b01: q = 1'b1;
  2'b10: q = d0;
   2'b11: q = d1;
 endcase
end
endmodule
```

Clock Enabled

The clock enabled register uses a 2:1 multiplexor with output feedback, which uses some of the SMOD multiplexor. The following example shows how to share a clock enabled register with the input logic.




Figure 4-2. Single Module Implementation of a Clock Enabled Register


```
-- register with active low async reset, shared with a 2-to-1
-- mux, and an active high clock enable.
library ieee;
use ieee.std_logic_1164.all;
entity dfm_clken is
PORT (d0, d1: in std_logic;
  clk, reset, clken, sel: in std_logic;
  q: out std_logic;
end dfm_clken;
architecture behav of dfm_clken is
signal tmp_sel: std_logic_vector(1 downto 0);
signal q_tmp: std_logic;
begin
process (clk, reset) begin
  tmp_sel <= clken & sel;</pre>
  if (reset = '0') then
            q_tmp <= '0';</pre>
  elsif (clk'event and clk ='1') then
        case tmp_sel is
            when "00" => q_tmp <= d0;</pre>
            when "01" => q_tmp <= d1;</pre>
            when "10" => q_tmp <= q_tmp;</pre>
            when "11" => q_tmp <= q_tmp;
            when others => q_tmp <= q_tmp;</pre>
        end case;
  end if;
end process;
  q \ll q_tmp;
end behav;
```

Verilog

```
/* register with asynchronous set, clock enable,
shared with a 2-to-1 mux */
module dfm_clken (d0, d1, clk, reset, clken, sel, q);
input d0, d1;
input sel;
input clk, reset, clken;
output q;
reg q;
always @ (posedge clk or negedge reset)
 if (!reset)
    q = 8'b0;
    case ({clken, sel})
     2'b00: q = d0;
     2'b01: q = d1;
     2'b10: q = q;
     2'b11: q = q;
    endcase
end
endmodule
```

Asynchronous Preset

Some synthesis tools automatically translate an asynchronous preset register into an asynchronous reset register without performance penalties. The bubbled logic can then be pushed into the surrounding logic without any delay penalty. There are various types of preset registers in the Actel libraries. Some of the registers use two combinatorial modules (CMOD) and most use an inverter, which consumes part of the SMOD multiplexor. If your synthesis tool does not automatically translate an asynchronous preset register into a functionally equivalent asynchronous preset register using an asynchronous reset register, use the following examples to design an asynchronous reset register.






Figure 4-3. Asynchronous Preset

Figure 4-4. Equivalent Asynchronous Preset

Verilog Asynchronous Preset

```
// Active-low async preset flip-flop
module dfp (q, d, clk, preset);
input d, clk, preset;
output q;
reg q;

    always @(posedge clk or negedge preset)
    if (!preset)
        q = 1'bl;
else
        q = d;
endmodule
```

Verilog Equivalent Asynchronous Preset

```
/* Equivalent active-low async preset flip-flop, using an
async reset flop with bubbled d and q */
module dfp_r (q, d, clk, preset);
input d, clk, preset;
output q;
wire d_inv, reset;
reg q_inv;
assign d_inv = !d;
assign q = !q_inv;
assign reset = preset;
always @(posedge clk or negedge reset)
  if (!reset)
    q_{inv} = 1'b0;
  else
    q_inv = d_inv;
endmodule
```

VHDL Asynchronous Preset

```
-- register with active low async preset.
library ieee;
use ieee.std_logic_1164.all;
entity dfp is
   port (d, clk, preset : in std_logic;
                       q : out std_logic;
end dfp;
architecture behav of dfp is
begin
process (clk, preset) begin
 if (preset = '0') then
    q <= '1';
 elsif (clk'event and clk = '1') then
    q \ll di
  end if;
end process;
end behav;
```

VHDL Equivalent Asynchronous Preset

```
-- register with active low async preset.
library ieee;
use ieee.std_logic_1164.all;
entity dfp_r is
   port (d, clk, preset : in std_logic;
         q : out std_logic);
end dfp_r;
architecture behav of dfp_r is
signal reset, d_tmp, q_tmp : std_logic;
begin
reset <= preset;
d_tmp <= NOT d;
process (clk, reset) begin
 if (reset = '0') then
   q_tmp <= '0';</pre>
  elsif (clk'event and clk ='1') then
   q_tmp <= d_tmp;
 end if;
end process;
q <= NOT q_tmp;
end behav;
```

Asynchronous Preset and Clear

This is the most problematic register for the ACT 2, XL, DX, MX, amd ACT 3 architectures. Only one cell can be used, the DFPC cell, to design an asynchronous preset and clear register. The DFPC uses two CMODs to form a master latch and a slave latch that together form one register. This uses two CMODs per register and it offers no logic combinability with the SMOD. The DFPC requires more setup time and no combinability. The net timing loss can often be as high as 10ns. Actel recommends that you do not use any asynchronous preset and clear registers on critical paths. Use a synchronous preset with asynchronous clear or a synchronous clear register instead.

An asynchronous preset and clear register can be used if it does not affect a critical path or cause high utilization in the design.

Registered I/Os

The ACT 3 technology has registers in the I/O ring, with both reset and preset, which allow for fast input setup and clock-to-out delays. Because most synthesis tools do not infer these special resources, the following example shows how to instantiate a registered I/O cell, BREPTH, in your design.




Figure 4-5. Registered I/O Cell

VHDL

```
library IEEE;
 use IEEE.std_logic_1164.all;
 entity regio is
       port (data, en, Tri_en, clock, preset : in std_logic;
             bidir : inout std_logic;
             q_pad : out std_logic);
 end regio;
 architecture rtl of regio is
 -- Component Declaration
 component BREPTH
       port (D, ODE, E, IOPCL, CLK : in std_logic;
             Y : out std_logic;
             PAD : inout std_logic);
 end component;
 begin
 -- Concurrent Statement
 U0 : BREPTH port map ( D => data,
                        ODE => en,
                        E => Tri_en,
                        IOPCL => preset,
                        CLK => clock,
                        Y => q_pad,
                        PAD => bidir);
 end rtl;
Verilog
 module regio (data, Q_pad, clock, preset, Tri_en, en, bidir);
       input data, clock, preset, Tri_en, en;
       output Q_pad;
       inout bidir;
 BREPTH U1 (.PAD(Q_pad), .D(data), .CLK(clock), .IOPCL(preset),
 .E(Tri_en), .ODE(en), .Y(bidir));
 endmodule
```


Note: As a good design practice, instantiate all input/output cells at the top level of your design.

CLKINT/CLKBUF for Reset and/or High Fanout Networks

Many designs have internally generated clocks, high fanout control signals, or internally generated reset signals. These signals need a large internal driver, CLKINT, to meet both area and performance goals for the circuit. If the high fanout signals come directly into the design through an I/O, a CLKBUF driver is used. Most synthesis tools do not automatically use these drivers. Instead, the synthesis tool builds a buffer tree that consumes one module per driver. On a high fanout net this can affect both the area and timing for that signal. If the global drivers for a given array are still available, you should instantiate the CLKINT or CLKBUF driver into the design. The following example shows how to instantiate these drivers.

CLKINT

The following examples instantiate the CLKINT driver.




```
library IEEE;
use IEEE.std_logic_1164.all;
entity design is
     port (..... : in std_logic;
             ..... : out std logic);
end design;
  architecture rtl of design is
-- Component Declaration
component CLKINT
     port (A : in std_logic;
            Y : out std_logic);
end component;
begin
-- Concurrent Statement
U2 : CLKINT port map ( A => neta,
                      Y => int_clk);
end rtl;
```

Verilog

```
module design (.....);
     input .....;
     output .....;
   CLKINT U2 (.Y(int_rst), .A(neta));
endmodule
```

CLKBUF

The following examples instantiate a CLKBUF driver.



VHDL

```
library IEEE;
use IEEE.std_logic_1164.all;
entity design is
port (PAD : in std_logic;
      Y : out std_logic);
end component;
begin
  -- Concurrent Statement
         U2 : CLKBUF port map (PAD => neta, Y => int_rst);
end rtl;
```

Verilog

```
module design (.....);
     input .....;
     output .....;
   CLKBUF U2 (.Y(rst), .PAD(reset));
endmodule
```

QCLKINT/QCLKBUF for Medium Fanout Networks

The 32100DX, 32200DX, and 32300DX have four quadrant clocks that can be used to drive internally generated high fanout nets (QCLKINT) or high fanout nets generated from I/O ports (QCLKBUF). The methodology and instantiation are similar to the CLKINT/CLKBUF drivers. However, the QCLK drivers can only drive within a quadrant. Although the placement of the cells into a quadrant is automated by the Designer place and rout software, you must limit the number of fanouts and prevent the use of multiple QCLK signals to drive the same cell or gate. Table 4-1 lists fanout limits for the devices.

You can double your fanout limit and drive half the chip by combining two drivers into one to drive 2 quadrants. However, each time you combine drivers, you reduce the number of available QCLKs by one. The Designer place and route software automatically combines QCLKs when necessary.

 32100DX
 32200DX
 32300DX

 Quadrant QCLK Fanout Limit
 175
 307
 472


 Half Chip QCLK Fanout Limit
 350
 614
 944

Table 4-1. Fanout Limits

ACTgen Counter

Several synthesis tools cannot build an optimal counter implementation for the Actel architecture. If a counter is on a critical path, this implementation can increase logic level usage and decrease performance. To reduce critical path delays and to achieve optimal results from your design, Actel recommends that you instantiate counters generated by the ACTgen Macro Builder. The ACTgen Macro Builder supports a wide variety of counters for area and performance needs.

The following example uses a 5-bit counter with load, count enable, and asynchronous reset that has been generated with ACTgen and saved as a structural HDL netlist called "CNT5". The counter is instantiated as follows:



```
library IEEE;
use IEEE.std_logic_1164.all;
entity counter is
     port (bus_d : in std_logic_vector(4 downto 0);
            bus_q : out std_logic_vector(4 downto 0);
            net_clock, net_aclr, net_enable : in std_logic;
            net_sload : in std_logic);
end counter;
architecture rtl of counter is
-- Component Declaration
component CNT5
     port (Data : in std_logic_vector(4 downto 0);
            Sload, Enable, Aclr, Clock : in std_logic;
            Q : out std_logic_vector(4 downto 0));
end component;
begin
-- Concurrent Statement
U0 : CNT5 port map (Data => bus_d,
                    Sload => net_sload,
                    Enable => net_enable,
                    Aclr => net_aclr,
                    Clock => net_clock,
                    Q => bus_q);
end rtl;
```

Verilog

Dual Architecture Coding in VHDL

It is possible to maintain technology independence after instantiating an ACTgen macro into your design. By adding a second technology independent architecture, you can maintain two functionally equivalent architectures of the same entity in your design. The ACTgen macro is Actel specific and instantiated in your design to take advantage of the architectural features of the target Actel FPGA. This allows you to meet your design goals quickly. The technology independent architecture is functionally equivalent to the Actel specific architecture (verified by simulation) and can be used to synthesize the design to another technology if necessary. The following example shows the technology independent (RTL) and Actel specific (structural) architecture for a counter called "CNT5" and illustrates how to write your code so that you can choose which architecture to use.

RTL Architecture

This implementation of "CNT5" is written as a behavioral description directly into the design.

```
architecture RTL of CNT5 is
signal cnt: std_logic_vector(4 downto 0);
begin
counter : process (Aclr, Clock)
begin
if (Aclr = '0') then
 cnt <= (others => '0');
                                      -- asynchronous reset
elsif (Clock'event and Clock = '1') then
   if (Sload = '1') then
     cnt <= Data; -- synchronous load
   elsif (Enable = '1') then
     cnt <= cnt + '1';
                                         -- increment counter
   end if;
end if;
end process;
Q <= cnt;
                     -- assign counter output to output port
end RTL;
```

Structural Architecture

This implementation of "CNT5" is created by the ACTgen macro builder. The port names for the RTL description must match the port names of the structural "CNT5" netlist generated by ACTgen.

Instantiating "CNT5" in the Top Level Design

Once you have created both architectures, instantiate "CNT5" into your design, adding binding statements for both architectures. The binding statements are used to specify which architecture the synthesis tool uses in the design. The technology independent RTL architecture might not meet the performance requirements. The Actel specific DEF_ARCH architecture is optimized for the Actel FPGA architecture and may provide higher performance. By removing the comment on one of the "use" statements in the code, a particular architecture can be chosen to meet the design needs.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity counter is
port (bus_d: in std_logic_vector(4 downto 0);
      bus_q: out std_logic_vector(4 downto 0);
      net_clock, net_aclr, net_enable: in std_logic;
      net_sload: in std_logic);
end counter;
architecture rtl of counter is
-- Component Declaration
component CNT5
port (Data : in std_logic_vector(4 downto 0); Enable, Sload,
    Aclr, Clock: in std logic; O: out std logic vector(4
    downto 0));
end component;
-- Binding statements to specify which CNT5 architecture to use
-- RTL architecture for behavioral CNT5
-- DEF_ARCH architecture for structural (ACTgen) CNT5
-- for all: CNT5 use entity work.CNT5(RTL);
-- for all: CNT5 use entity work.CNT5(DEF_ARCH);
begin
-- Concurrent Statement
  U0: CNT5 port map (Data => bus d,
                     Sload => net_sload,
                     Enable => net_enable,
                     Aclr => net aclr;
                     Clock => net_clock,
                     Q => bus_q);
  end rtl;
```

SRAM

The following examples show how to create register-based SRAM for non-SRAM based Actel devices.




Figure 4-6. RAM Behavioral Simulation Model

Register-Based Single Port SRAM

The following example shows the behavioral model for a 8x8 RAM cell. To modify the width or depth, simply modify the listed parameters in the code. The code assumes that you want to use posedge clk and negedge reset. Modify the always blocks if that is not the case.

```
port (Data
              : in std_logic_vector (width-1 downto 0);
               : out std_logic_vector (width-1 downto 0);
        Clock : in std_logic;
               : in std_logic;
        WF:
        Address: in std_logic_vector (addr-1 downto 0));
 end reg_sram;
 architecture behav of reg_sram is
   type MEM is array (0 to depth-1) of std_logic_vector(width-1
   downto 0);
   signal ramTmp : MEM;
 begin
 process (Clock)
   begin
     if (clk'event and clk='1') then
      if (WE = '1') then
        ramTmp (conv_integer (Address)) <= Data;</pre>
      end if;
     end if;
 end process;
 Q <= ramTmp(conv_integer(Address));</pre>
 end behav;
Verilog
 `timescale 1 ns/100 ps
 //# Behavioral single-port SRAM description :
       Active High write enable (WE)
 //#
 //#
       Rising clock edge (Clock)
 module reg_sram (Data, Q, Clock, WE, Address);
 parameter width = 8;
 parameter depth = 8;
 parameter addr = 3;
 input Clock, WE;
 input [addr-1:0] Address;
 input [width-1:0] Data;
 output [width-1:0] Q;
 wire [width-1:0] Q;
 reg [width-1:0] mem_data [depth-1:0];
 always @(posedge Clock)
      if(WE)
                 mem_data[Address] = #1 Data;
 assign 0 = mem data[Address];
 endmodule
```

Register-Based Dual-Port SRAM

The following example show the behavioral model for a 8x8 RAM cell. This code was designed to imitate the behavior of the Actel DX family dual-port SRAM and to be synthesizeable to a register based SRAM module. To modify the width or depth, modify the listed parameters in the code. The code assumes that you want to use posedge clk and negedge reset. Modify the always blocks if that is not the case.

```
-- Behavioral description of dual-port SRAM with :
      Active High write enable (WE)
       Active High read enable (RE)
      Rising clock edge (Clock)
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity reg_dpram is
 generic (width : integer:=8;
           depth
                    : integer:=8;
           addr
                    : integer:=3);
 port (Data : in std_logic_vector (width-1 downto 0);
               : out std_logic_vector (width-1 downto 0);
       Clock : in std_logic;
               : in std_logic;
              : in std_logic;
       RE
   WAddress: in std_logic_vector (addr-1 downto 0);
   RAddress: in std_logic_vector (addr-1 downto 0));
end reg_dpram;
architecture behav of reg_dpram is
 type MEM is array (0 to depth-1) of std_logic_vector(width-1
 downto 0);
 signal ramTmp : MEM;
begin
-- Write Functional Section
process (Clock)
 begin
   if (clk'event and clk='1') then
     if (WE = '1') then
       ramTmp (conv_integer (WAddress)) <= Data;</pre>
     end if;
   end if;
end process;
-- Read Functional Section
process (Clock)
```

```
if (clk'event and clk='1') then
     if (RE = '1') then
      Q <= ramTmp(conv_integer (RAddress));</pre>
     end if;
   end if:
 end process;
 end behav;
Verilog
 `timescale 1 ns/100 ps
 //# Behavioral dual-port SRAM description :
 //#
     Active High write enable (WE)
     Active High read enable (RE)
 //#
 //#
     Rising clock edge (Clock)
 module req_dpram (Data, Q, Clock, WE, RE, WAddress, RAddress);
 parameter width = 8;
 parameter depth = 8;
 parameter addr = 3;
 input Clock, WE, RE;
 input [addr-1:0] WAddress, RAddress;
 input [width-1:0] Data;
 output [width-1:0] Q;
 reg [width-1:0] Q;
 reg [width-1:0] mem data [depth-1:0];
 // # Write Functional Section
 always @(posedge Clock)
 begin
     if(WE)
          mem_data[WAddress] = #1 Data;
 end
 //# Read Functional Section
 always @(posedge Clock)
 begin
     if(RE)
          0 = #1 mem data[RAddress];
 end
```


begin

endmodule

ACTgen RAM

The RAM cells in the 3200DX family of devices support asynchronous and synchronous dual-port RAM. The basic RAM cells can be configured as 32x8 or 64x4. However, most synthesis tools cannot infer technology specific features such as RAM cells. The following example shows an ACTgen structural implementation for instantiation. Although the behavioral description is synthesizeable, the implementation is not optimal for speed and area.

Using ACTgen, generate a 32x16 dual port RAM with the configuration shown in the figure below. Save the structured Verilog or VHDL implementations as "ram".



```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity ram32_16 is
   port (WAddress, RAddress:in std_logic_vector(4 downto 0);
          Data : in std_logic_vector (15 downto 0);
          Aclr, WClock, RClock, WE, RE: in std_logic;
          Q :out std_logic_vector (15 downto 0));
end ram32 16;
architecture rtl of ram32 16 is
component ram
                  : in std_logic_vector (15 downto 0);
   port (Data
          Aclr
                  : in std_logic;
                  : in std_logic ;
          WE
          RE
                  : in std_logic ;
          WClock : in std_logic ;
          RClock : in std_logic ;
          WAddress: in std_logic_vector (4 downto 0);
          RAddress: in std_logic_vector (4 downto 0);
                  : out std_logic_vector (15 downto 0));
```

```
end component;
 begin
  R_32_16: ram
           port map (Data => Data,
                        Aclr => Aclr,
                        WE => WE,
                         WAddress => WAddress,
                        RE => RE
                        RAddress => RAddress,
                        WClock => WClock,
                        RClock => RClock,
                        Q => Q);
  end rtl;
Verilog
 module ram (WAddress, RAddress, Data, WClock, WE,
                 RE, Rclock, Q);
                   [4:0] WAddress, RAddress;
         input
                    [15:0] Data;
         input
         input
                    Rclock, WClock;
         input
                     WE, RE;
         output
                    [15:0] Q;
   \texttt{RAM R\_32\_16} \, (\, .\texttt{Data}(\texttt{Data}) \, , \, \, .\texttt{WE}(\texttt{WE}) \, , \, \, .\texttt{RE}(\texttt{RE}) \, , \, \, .\texttt{WClock}(\texttt{WClock}) \, , \\
                 .Rclock(Rclock), .Q(Q), .WAddress(WAddress),
                  .RAddress(RAddress));
```

endmodule

FIFO

The following example shows how to create a register-based FIFO for non-SRAM based Actel devices.




Figure 4-7. FIFO Behavioral Simulation Mode

Register-Based FIFO

The following example show the behavioral model for an 8x 8 FIFO. This code was designed to imitate the behavior of the Actel DX family dual-port SRAM based FIFO and to be synthesizeable to a register-based FIFO. To modify the width or depth, simply modify the listed parameters in the code. However, the code does assume that you want to use posedge clk and negedge reset. Modify the always blocks if that is not the case.

```
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity reg_fifo is
generic (width
               : integer:=8;
       depth : integer:=8;
       addr
              : integer:=3);
port (Data
             : in std_logic_vector (width-1 downto 0);
             : out std_logic_vector (width-1 downto 0);
     Aclr
             : in std_logic;
     Clock : in std_logic;
     WE
             : in std_logic;
             : in std_logic;
     RE
      FF
             : out std_logic;
     EF
             : out std_logic);
end reg_fifo;
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
architecture behavioral of reg_fifo is
 type MEM is array(0 to depth-1) of std_logic_vector(width-1 downto
0);
 signal ramTmp
                : MEM;
 signal WAddress : std_logic_vector (addr-1 downto 0);
 signal RAddress : std_logic_vector (addr-1 downto 0);
 signal words : std_logic_vector (addr-1 downto 0);
begin
 -- # Write Functional Section
 WRITE_POINTER : process (Aclr, Clock)
 begin
   if (Aclr = '0') then
     WAddress <= (others => '0');
   elsif (Clock'event and Clock = '1') then
     if (WE = '1') then
      if (WAddress = words) then
```

```
WAddress <= (others => '0');
      WAddress <= WAddress + '1';
     end if;
   end if;
 end if;
end process;
WRITE_RAM : process (Clock)
begin
if (Clock'event and Clock = '1') then
   if (WE = '1') then
     ramTmp (conv_integer (WAddress)) <= Data;</pre>
   end if;
 end if;
end process;
-- # Read Functional Section
READ_POINTER : process (Aclr, Clock)
begin
 if (Aclr = '0') then
   RAddress <= (others => '0');
 elsif (Clock'event and Clock = '1') then
   if (RE = '1') then
     if (RAddress = words) then
      RAddress <= (others => '0');
     else
      RAddress <= RAddress + '1';
     end if;
   end if;
 end if;
end process;
READ_RAM : process (Clock)
begin
 if (Clock'event and Clock = '1') then
   if (RE = '1') then
     Q <= ramTmp(conv_integer(RAddress));</pre>
   end if;
 end if;
end process;
```

```
-- # Full Flag Functional Section : Active high
 FFLAG : process (Aclr, Clock)
 begin
  if (Aclr = '0') then
    FF <= '0';
  elsif (Clock'event and Clock = '1') then
    if (WE = '1' \text{ and } RE = '0') then
     if ((WAddress = RAddress-1) or
        ((WAddress = depth-1) and (RAddress = 0))) then
      FF <= '1';
     end if;
    else
     FF <= '0';
    end if;
  end if;
 end process;
 -- # Empty Flag Functional Section : Active low
 EFLAG : process (Aclr, Clock)
 begin
  if (Aclr = '0') then
    EF <= '0';
  elsif (Clock'event and Clock = '1') then
    if (RE = '1' \text{ and } WE = '0') then
     if ((WAddress = RAddress+1) or
        ((RAddress = depth-1) and (WAddress = 0))) then
      EF <= '0';
     end if;
    else
     EF <= '1';
    end if;
  end if;
 end process;
end behavioral;
```

Verilog


```
`timescale 1 ns/100 ps
//# Behavioral description of FIFO with :
     Active High write enable (WE)
     Active High read enable (RE)
//#
     Active Low asynchronous clear (Aclr)
//#
//#
   Rising clock edge (Clock)
//#
   Active High Full Flag
//#
     Active Low Empty Flag
module reg_fifo (Data, Q, Aclr, Clock, WE, RE, FF, EF);
parameter width = 8;
parameter depth = 8;
parameter addr = 3;
input Clock, WE, RE, Aclr;
input [width-1:0] Data;
output FF, EF;//Full & Empty Flags
output [width-1:0] Q;
reg [width-1:0] 0;
reg [width-1:0] mem_data [depth-1:0];
reg [addr-1:0] WAddress, RAddress;
reg FF, EF;
// # Write Functional Section
// WRITE_ADDR_POINTER
always @ (posedge Clock or negedge Aclr)
begin
   if(!Aclr)
     WAddress = #2 0;
   else if (WE)
     WAddress = #2 WAddress + 1;
end
// WRITE_REG
always @ (posedge Clock)
begin
  if(WE)
        mem data[WAddress] = Data;
end
```

```
//# Read Functional Section
// READ_ADDR_POINTER
always @ (posedge Clock or negedge Aclr)
begin
  if(!Aclr)
      RAddress = #1 0;
  else if (RE)
      RAddress = #1 RAddress + 1;
end
// READ_REG
always @ (posedge Clock)
begin
  if (RE)
      0 = mem data[RAddress];
end
//# Full Flag Functional Section : Active high
always @ (posedge Clock or negedge Aclr)
begin
  if(!Aclr)
       FF = #1 1'b0;
  else if ((WE & !RE) && ((WAddress == RAddress-1) ||
        ((WAddress == depth-1) && (RAddress == 1'b0))))
       FF = #1 1'b1;
  else
       FF = #1 1'b0;
end
//# Empty Flag Functional Section : Active low
always @ (posedge Clock or negedge Aclr)
begin
  if(!Aclr)
       EF = #1 1'b0;
  else if ((!WE & RE) && ((WAddress == RAddress+1) ||
        ((RAddress == depth-1) && (WAddress == 1'b0))))
       EF = #1 1'b0;
  else
       EF = #1 1'b1;
end
endmodule
```

ACTgen FIFO

The RAM cells in the 3200DX family of devices can be used to implement a variety of FIFOs. The behavioral description of a 32x8 FIFO for simulation is shown below. However, most synthesis tools cannot infer technology specific features such as RAM cells. Synthesizing this model will result in high area utilization. ACTgen can generate an area and performance optimized structured HDL netlist for instantiation.

Using ACTgen, generate a 32x8 FIFO with the configuration shown in the figure below. Save it as a Verilog or VHDL netlist called "fifo_ff_ef."



```
library IEEE;
use IEEE.std_logic_1164.all;
entity fifo_32_8 is
port (D
                        : in std_logic_vector(7 downto 0);
                        : out std logic vector(7 downto 0);
      Reset
                        : in std_logic;
      Rd_En, Wr_En
                        : in std_logic;
      Rd_En_F, Wr_En_F : in std_logic;
                        : in std_logic;
      E_Flag, F_Flag
                        : out std_logic);
end fifo_32_8;
architecture fifo_arch of fifo_32_8 is
  component fifo_ff_ef
     generic (width : integer;
         depth : integer;
                  : integer;
         clrPola
         clkEdge
                  : integer);
               : in std_logic_vector (width-1 downto 0);
 port (Data
        Aclr
               : in std_logic;
```

```
WE
                 : in std_logic ;
          WEF
                 : in std_logic ;
                 : in std_logic ;
          RE
                 : in std_logic ;
          REF
          Clock : in std_logic ;
                 : out std_logic_vector (width-1 downto 0);
                 : out std_logic;
          FF
          EF
                 : out std_logic);
   end component;
 begin
 F_32_8: fifo_ff_ef
         generic map (width => 8, depth => 32, clrPola => 1,
                   clkEdge => 1)
         port map (Data => D,
                    Aclr => Reset,
                    WE = > We_En,
                   WEF => We_En_F,
                    RE => Rd_En,
                   REF => Rd_En_F,
                    Clock => CLK,
                    Q => OUT,
                    FF => F_Flag,
                    EF => E_Flag);
 end fifo_arch;
Verilog
 module fifo_32_8 (D, OUT, Reset, Rd_En, Wr_En, CLK, E_Flag,
       Rd_En_F, Wr_En_F, F_Flag);
       input
                [7:0] D;
       output
                 [7:0] OUT;
       input
                 Reset;
       input
                 Rd En;
       input
                 Rd_En_F;
                 Wr_En;
       input
                 Wr_En_F;
       input
       input
                 CLK;
                 E_Flag;
       output
                 F_Flag;
       output
                 [7:0] OUT;
       wire
       wire
                 E_Flag;
       wire
                 F_Flag;
 fifo_ff_ef F_32_8 (.Data(D), .Aclr(Reset), .WE(Wr_En),
               .WEF(Wr_En_F), .RE(Rd_En), .REF(Rd_En_F)
               .Clock(CLK), .Q(OUT), .FF(F_Flag), .EF(E_Flag));
 endmodule
```



Product Support

Actel backs its products with various technical support services including a Web site, monthly Fax Broadcast, a fax back service, a bulletin board system, electronic mail, Customer Service, and a Customer Applications Center.

Actel U.S. Toll-Free Line

Use the Actel toll-free line to contact Actel for sales information, technical support, requests for literature about Actel and Actel products, Customer Service, investor information, and using the Action Facts service.

The Actel Toll-Free Line is (888) 99-ACTEL.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call (408) 522-4480.

From Southeast and Southwest U.S.A., call (408) 522-4480.

From South Central U.S.A., call (408) 522-4474.

From Northwest U.S.A., call (408) 522-4434.

From Canada, call (408) 522-4480.

From Europe, call (408) 522-4474 or +44 (0) 1256 305600.

From Japan, call (408) 522-4252.

From the rest of the world, call (408) 522-4252.

Fax, from anywhere in the world (408) 522-8044.

Customer Applications Center

The Customer Applications Center is staffed by applications engineers who can answer your hardware, software, and design questions.

All calls are answered by our Technical Message Center. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:30 a.m. to 5 p.m., Pacific Standard Time, Monday through Friday.

The Customer Applications Center number is (800) 262-1060.

European customers can call +44 (0) 1256 305600.

Action Facts

Action Facts is a 24-hour fax-back service that allows you to have technical literature faxed directly to you. The literature includes current applications notes, device diagrams, radiation testing reports, CAE-related documents, training release schedules, and much more.

To receive your free copy of the catalog or any of our literature, contact us at (800) 262-1062 or (408) 739-1588.

Web Site

Actel has a World Wide Web home page where you can browse a variety of technical and non-technical information. Use a Web browser (Netscape recommended) to access Actel's home page. The URL is http://www.actel.com. You are welcome to share the resources we have provided on the net.

Be sure to visit the "Actel User Area" on our Web site, which contains information regarding: products, technical services, Designer's Digest, current manuals, and release notes.

HID Web Site

Actel also has an HLD web site at http://www.actel.com/hld/ that you can browse for HLD design information. The site provides detailed information and examples on coding styles and synthesis and simulation flow, as well as links to our synthesis and simulation partners.

Guru Automated Technical Support

Guru is a Web based automated technical support system accessible through the Actel home page (http://www.actel.com). Guru provides answers to technical questions about Actel products. Many answers include diagrams, illustrations and links to other resources on the Actel Web site. Guru is available 24 hours a day, seven days a week.

FTP Site

Actel has an anonymous FTP site located at ftp://ftp.actel.com. You can directly obtain library updates (such as VITAL), software patches, design files, and data sheets.

Electronic Mail

You can communicate your technical questions to our e-mail address and receive answers back by e-mail, fax, or phone. Also, if you have design problems, you can e-mail your design files to receive assistance. The e-mail account is monitored several times per day.

The technical support e-mail address is: tech@actel.com.

Index

A	Electronic Mail 97
ACT 3 I/O 71	Technical Support 96
Actel FTP Site 97	Toll-Free 95
Actel Web Site 96	Web Based Technical Support 97
Technical Support 97	Conventions x
ACTgen	Document x
Counter Instantiation 75	Naming, Verilog xii
FIFO 92	Naming, VHDL xi
RAM 84	Counter 25–29
Action Facts 96	8-Bit, Count Enable, Asynchronous Reset 26
Addition 29	8-Bit, Load and Asynchronous Reset 27
Arithmetic Operator 29	8-Bit, Load, Count Enable, Terminal Count and
Shift Register Implementation 30	Asynchronous Reset 28
Assumptions x	Instantiation 75
•	N-Bit, Load, Count Enable, and Asynchronous
В	Reset 28
Behavioral Simulation 2	Recommendations 25, 75
BREPTH 71	Critical Path Logic Reduction 51
DICE III / I	Customer Service 95
C	
Capturing a Design 2	D
Case Statement 19, 61	Data Shift 33
Adding Directive 61	Datapath 17–34
CLKBUF 73	Arithmetic Operator 29
CLKINT 73	Counter 25
Coding Dual Architecture 77	Decoder 24
Instantiating 79	Equality Operator 32
RTL 77	If-Then-Else 17
Structural 78	Multiplexor 19
Combinatorial/Sequential Module Merging 56	Relational Operator 31
Combining Logic 53, 56	Shift Operator 33
Component	Decoder 24
Size 49	Design Creation/Verification 2
Width 49	Behavioral Simulation 2
Contacting Actel	EDIF Netlist Generation 3
Customer Service 05	HDL Source Entry 2

Index

Structural Netlist Generation 3	Dual Port SRAM 82, 84
Structural Simulation 3	Duplicating Logic 57
Synthesis 2	
Design Flow	E
Design Creation/Verification 2	Edge-Triggered Memory Device 5
Design Implementation 3	EDIF Netlist Generation 3
Programming 4	Electronic Mail 97
System Verification 4	Equality Operator 32
Design Implementation 3	
Place and Route 3	F
Timing Analysis 3	Fanout
Timing Simulation 4	High Fanout Networks 73, 75
Design Layout 3	Reducing 57
Design Partitioning 60	FIFO 86–93
Design Synthesis 2	ACTgen Implementation 92
Designer	Behavioral Implementation 86
DT Analyze Tool 3	Register-Based 86
Place and Route 3	Structural Implementation 92
Timing Analysis 3	Finite State Machine 35–44
Device Programming 4	Combinational Next State Logic 35
DFPC Cell 71	Combinational Output Logic 35
Division 29	Mealy 37
D-Latch 5–17	Moore 41
with Asynchronous Reset 16	One Hot 36
with Data and Enable 13	Sequential Current State Register 35
with Gated Asynchronous Data 14	Structure 35
with Gated Enable 15	Flip-Flop 5–13
Document Assumptions x	See Also Register
Document Conventions x	Positive Edge Triggered 6
Document Organization ix	with Asynchronous Preset 8
Don't Care 23	with Asynchronous Reset 7
DT Analyze 3	with Asynchronous Reset and Clock Enable 12
Dual Architecture Coding 77	with Asynchronous Reset and Preset 9
Instantiating 79	with Synchronous Preset 11
RTL 77	with Synchronous Reset 10
Structural 78	FSM. See Finite State Machine

G	K
Gate-Level Netlist 2	Keywords
Generating	Verilog xii
EDIF Netlist 3	VHDL xi
Gate-Level Netlist 2	
Structural Netlist 3	L
Generics 49–50	Latch 5
Greater Than 31	Master 71
Greater Than Equal To 31	Slave 71
	Less Than 31
H	Less Than Equal To 31
HDL Design Flow	Level-Sensitive Memory Device 5
Design Creation/Verification 2	Load Reduction 57
Design Implementation 3	Logic Level Reduction 51
Programming 4	Loops 55
System Verification 4	
HDL Source Entry 2	M
HLD Web Site 97	Merging Logic Modules 56
	Module Block Partitioning 60
1	Multiplexor 19, 61
If-Then-Else Statement 17	Case X 23
Input-Output Buffer 44–48	Four to One 20
Bi-Directional 47	Mapping Internal Tri-State to 62
Tri-State 45	Moving Operators Outside Loops 55
Instantiating	Twelve to One 21
CKLBUF Driver 73	Multiplication 29
CLKINT Driver 73	
Counters 75	N
Dual Coding 77	Naming Conventions
FIFO 92	Verilog xii
QCKLBUF Driver 75	VHDL xi
QCLKINT Driver 75	Netlist Generation
RAM 84	EDIF 3
Registered I/Os 71	Gate-Level 2
Internal Tri-State Mapping 62	Structural 3
Internally Generated Clock 73, 75	


Index

O	R
One Hot State Machine 36	RAM 84
Operator	Reducing Fanout 57
Arithmetic 29	Reducing Logic
Equality 32	on a Critical Path 51
Inside Loops 55	Usage 53
Relational 31	Register 64
Removing from Loops 55	See Also Flip-Flop
Shift 33	Asynchronous Preset 68
	Asynchronous Preset and Clear 71
P	Clock Enabled 66
Parallel Encoding 19	Duplication 57
Parallel Operation 61	Functionally Equivalent Asynchronous Preset
Parameters 49–50	68
Partitioning a Design 60	Placed at Hierarchical Boundaries 60
Performance Driven Coding 51–60	Recommended Usage 64–71
Place and Route 3	Synchronous Clear or Preset 65
Priority Encoding 17	Register-Based
Product Support 95–97	FIFO 86
Action Facts 96	SRAM 80-83
Customer Applications Center 96	Dual Port 82
Customer Service 95	Single Port 80
Electronic Mail 97	Registered I/O 71
FTP Site 97	BREPTH 71
HLD Web Site 97	Related Manuals xiii
Technical Support 96, 97	Relational Operator 31
Toll-Free Line 95	Removing Operators from Loops 55
Web Site 96	Reset Signals 73, 75
Programming a Device 4	Resource Sharing 53
Q	S
QCLKBUF 75	Sequential Device 5–13
QCLKINT 75	D-Latch 5
Quadrant Clock 75	Flip-Flop 5
Limitations 75	Sharing Resources 53
	Shift Operator 33

Shift Register 30	V
Simulation	Verilog
Behavioral 2	Naming Conventions xii
Structural 3	Reserved Words xii
Timing 4	VHDL
Single Port SRAM 80	Naming Conventions xi
Size 49	Reserved Words xi
SRAM 80-85	
ACTgen Implementation 84	W
Dual Port 82	Web Based Technical Support 97
Register Based 80	Width 49
Single Port 80	Widdi 19
Structural Implementation 84	
Static Timing Analysis 3	
Structural Netlist Generation 3	
Structural Simulation 3	
Subtraction 29	
Synthesis 2	
Reducing Duration of 60	
System Verification	
Action Probe 4	
Silicon Explorer 4	
T	
Technical Support 96	
Technology Independent Coding 5–50	
Technology Specific Coding 61–93	
Timing Analysis 3	
Timing Constraints 51	
Timing Simulation 4	
Toll-Free Line 95	
Tri-State Mapping 62	
True/False Operands 32	
U	
Unit Delays 2	









888.99.ACTEL Daneshill House

 408.739.1010
 Lutyens Close

 408.522.8044
 Basingstoke

 800.262.1062
 Hampshire RG24 8AG

 800.262.1060
 United Kingdom

408.739.1540

Tel: +44(0) 1256.305600 Fax: +44(0) 1256.355420



Actel Europe Ltd. Actel Japan

EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Toyko 150 Japan Tel: +81.(0)3.3445.7671 Fax: +81.(0)3.3445.7668

5029105-0